Lattice CrossLink-NX PCIe, Руководство пользователя

Страница: 38 / 46

CrossLink-NX PCIe Bridge Board Basic Demo
User Guide
© 2021 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
38 FPGA-UG-02145-1.0
Feature Description
Read Offset
The offset from where data is to be read. Range of address depends on the bar size. In 16-bit mode this address
should be a multiple of 2 and in 32-bit mode address should be a multiple of 4.
Read Data The data read from the BAR address is displayed here. In 8-bit mode maximum value of data can be 0xFF, in 16-
bit mode it can be 0xFFFF and in 32-bit mode 0xFFFFFFFF is the maximum value that can be entered.
Write Offset The offset where data is to be written. Range of address depends on the bar size. In 16-bit mode this address
should be a multiple of 2 and in 32-bit mode address should be a multiple of 4.
Write Data The data to be written is entered here. The maximum value that can be written depends on the data width.
The maximum value in 8-bit mode is 0xFF, in 16-bit mode it is 0xFFFF, and in 32-bit mode it is 0xFFFFFFFF.
Load Loads 4 KB of binary data from the file specified (or as much data as in the file) into EBR memory starting at
location 0. This can be used to load a known pattern into the EBR memory by using a file.
Save Saves the entire 4 KB contents of the EBR memory into the specified file. This can be used to save the contents
of EBR for off-line processing. The file is saved in binary format (.bin).
Fill Writes the value entered in the field to all 4KB locations.
Clear Sets all 4 KB to 0.