USB3-GbE VIP I/O Board
Evaluation Board User Guide
© 2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at
www.latticesemi.com/legal
.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
4
FPGA-EB-02016-1.0
1.
Introduction
This document describes the Lattice Semiconductor USB3-GbE VIP IO Board. This board is designed to work with the
Lattice Video Interface Platform (VIP) board interconnect system.
This user guide includes descriptions of board components, schematics, and bill of materials.
Key features of the USB3-GbE VIP IO Board include:
Onboard industrial grade TI DP83867IR Gigabit Ethernet PHY with support 10/100/1000 Ethernet
Onboard Cypress FX3 USB3.1 controller
Two 60-pin Rugged High-Speed Headers
Figure 1.1
shows the top view of the USB3-GbE VIP IO Board and its key components.
Figure 1.2
shows the bottom view
of the board.
JTAG FOR FX3 VIA
USB2
SN65MLVD200
VCCIO Selection
RJ45 Ethernet
FX3 Boot
Configuration
USB 3.0 Micro-B
Connector
SW1
SW2
LED D8
LED D1- D3
LED D4- D7
Figure 1.1. Top View of USB3-GbE VIP IO Board
