Lattice Semiconductor USB3-GbE VIP I/O Board, Руководство пользователя

Страница: 16 / 22

1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
D D
C C
B B
A A
4 4
VIP GbE_USB3, VIP connectors
*. *
4/11/2018 11:36:16 PM
D:\Backup\VINOD\JOBS\JOBS_2018\LATTICE_SEMICONDUCTOR\USB3-GbE VIP IO Board\OUTPUTS\041218\GbE_USB3 (4-11-2018 11-31-10 PM)\Connectors.SchDoc
Title
Size: Number:
Date:
File:
Revision:
Sheet
of Time:
A3
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
53
55
57
59
J1
ERM5-030-05.0-L-DV-K-TR
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
53
55
57
59
J2
ERM5-030-05.0-L-DV-K-TR
EXT_3V3
EXT_3V3
EXT_2V5
V2R5
V3R3
EXT_2V5
P12
OUT_1
1
OUT_2
2
SET
3
IN_7
5
IN_8
6
VCtrl
4
Pad
7
U1
LT3085
GND
GND
V3R3
10uF
C2
100nF
C5
1uF
C1
OUT_1
1
OUT_2
2
SET
3
IN_7
5
IN_8
6
VCtrl
4
Pad
7
U2
LT3085
GND
GND
P12
10uF
C4
100nF
C6
1uF
C3
L2
MPZ2012S601A
L1
MPZ2012S601A
120K Ohm
R4
499K Ohm
R5
RGMII_TXCLK
RGMII_TXCTRL
RGMII_TXD0
RGMII_TXD1
RGMII_TXD2
RGMII_TXD3
RGMII_RXD0
RGMII_RXD1
RGMII_RXD2
RGMII_RXD3
RGMII_RXCLK
RGMII_RXCTRL
MDIO_CLK
MDIO_DATA
CLK_OUT
FX3_PCLK
SYS_RST_N
FX3_SLCS_N
FX3_SLWR_N
FX3_SLOE_N
FX3_SLRD_N
FX3_I2C_SCL
FX3_I2C_SDA
FX3_FLAG_A
FX3_FLAG_B
FX3_PCKTEND_N
FX3_A1
FX3_A0
FX3_SPI_SCK
FX3_SPI_CS_N
FX3_SPI_MISO
FX3_SPI_MOSI
FX3_FPGA_DONE
FX3_FPGA_INIT_N
FX3_D0
FX3_D1
FX3_D2
FX3_D3
FX3_D4
FX3_D5
FX3_D6
FX3_D7
FX3_D8
FX3_D9
FX3_D10
FX3_D11
FX3_D12
FX3_D13 FX3_D14
FX3_D15
FX3_D16
FX3_D17
FX3_D18
FX3_D19
FX3_D20
FX3_D21
FX3_D22
FX3_D23
3
1
2
Q1
MMBT2222LT1G
V5 P12
1
2
D3
LED G
GND
1k Ohm
R2
GND
1
2
D2
LED G
1
2
D1
LED G
2K Ohm
R1
GND
10K Ohm
R3
V1R2
TP5
TP
TP23
TP
TP4
TP
TP22
TP
TP21
TP
FX3_SYNC
H4
Mounting hole
H2
Mounting hole
H3
Mounting hole
H1
Mounting hole
M2
Assembly target
M4
Assembly target
M3
Assembly target
M1
Assembly target
FX3_D24
FX3_D25
FX3_D26
FX3_D27
FX3_D28
FX3_D29
FX3_D30
FX3_D31
TP13
TP
TP12
TP
GND
TP1
TP
TP2
TP
TP3
TP
470
R47
V3R3
1 2
3 4
SW2
GND 1uF
C82
4.7K Ohm
R48
100
R49
GND
SYS_RST_N
V1R2 V5
VIO
USB3-GbE VIP I/O Board
Evaluation Board User Guide
© 2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
16 FPGA-EB-02016-1.0
Figure A.4. VIP GbE USB3 VIP Connector