MachXO5-NX Development Board
Evaluation Board User Guide
© 2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
32
FPGA-EB-02052-1.0
8.10.Other Test Points
The MachXO5-NX Development Board provides some test points for user flexibility.
Table 8.16. Test Point Connections
Test Point
Net Name
MachXO5-25 Ball Location
TP1
PMU_WAKEUPN
G17
TP2
TP2
K18