MachXO5-NX Development Board
Evaluation Board User Guide
© 2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-EB-02052-1.0
19
U7 Pin Number
U7 Signal Name
Net Name
MachXO5-25 Ball Location
Application Notes
43
RESET#
SGMII_RST_N
T6
Default Pull down
44
INT/PWDN
SGMII_INT
T5
Default pull up. Shunt
JP3 to pull down.
45
LED_2
SGMII_LED_2
—
Drive Red LED D15
46
LED_1
SGMII_LED_1
—
Drive Red LED D14
47
LED_0
SGMII_LED_0
—
Drive Red LED D13
48
VDDA1P8
SGMII_PHY_D1V8
—
1.8 V Power