ASC Bridge Board
Evaluation Board User Guide
© 2015-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at
www.latticesemi.com/legal
.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-EB-020
Ϯϱ
-2.0
15
Appendix A. Board Schematics
Figure A.1. ASC Bridge Board Block Diagram
5
5
4
4
3
3
2
2
1
1
D
D
C
C
B
B
A
A
ASC0 Connector
ECP5 Versa Board /
MachXO3 - 9400
Development Board
Expansion Port
+12V in
+5V in
5V
12V
3.3V
ASC1 Connector
ASC2 Connector
Fan Connector
Prototype Area
+3.3V in
+12V in
+5V in
+12V in
+5V in
* Use 4-layer routing including 3.3V and GND plane.
* 12V and 5V supply distribution use thick trace
* All component should be placed on top except 40-pin femail header J2 and J3
Title
Size
Project
Rev.
Date:
Sheet
of
Lattice Semiconductor Corporation
5555 N.E. Moore Court
Hillsboro, Oregon. 97124
Designer:
ASC Bridge Board
B
Block Diagram
B
1
5
Tuesday, July 11, 2017
Title
Size
Project
Rev.
Date:
Sheet
of
Lattice Semiconductor Corporation
5555 N.E. Moore Court
Hillsboro, Oregon. 97124
Designer:
ASC Bridge Board
B
Block Diagram
B
1
5
Tuesday, July 11, 2017
Title
Size
Project
Rev.
Date:
Sheet
of
Lattice Semiconductor Corporation
5555 N.E. Moore Court
Hillsboro, Oregon. 97124
Designer:
ASC Bridge Board
B
Block Diagram
B
1
5
Tuesday, July 11, 2017
