Lattice Semiconductor ASC Bridge Board, Руководство пользователя

Страница: 10 / 25

ASC Bridge Board
Evaluation Board User Guide
© 2015-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
10 FPGA-EB-02025-2.0
Table 8.3. J7 D-SUB 25 Connection
J7 Header
Pin Number
ASC Pin Function Header Connection Header Pin Number
1 GND — —
2 WDAT J2 27
3 RDAT J2 31
4 WRCLK J2 33
5 MANDATORY_RESET J2 28
6 GND — —
7 I2C_WRITE_EN J2 32
8 ASC_CLK J3 5
9 3.3 V — —
10 N.C. — —
11 12 V — —
12 5 V — —
13 GND — —
14 ASC_12V_OC_SHUTDOWN J2 25
15 ASC_12V_OC_SENSE J2 29
16 GND — —
17 ASC_RESET J2 35
18 I2C_SCL J2 18
19 I2C_SDA J2 16
20 ASC_5V_OC_SHUTDOWN J2 37
21 ASC_5V_OC_SENSE J2 39
22 ASC_BOARD_SENSE J2 36
23 12 V — —
24 5 V — —
25 5 V — —