Keithley KPCI-3110, Руководство пользователя

Страница: 149 / 158

i-3
connecting signals
3-13
analog outputs
3-18
counter/timer signals
3-19
current loop analog inputs
3-17
differential analog inputs
3-16
digital I/O signals
3-18
event counting signals
3-20, 3-23
externally cascaded counter/timers
3-22, 3-24, 3-25
frequency measurement signals
3-21
pseudo-differential analog inputs
3-15
pulse output signals
3-24
single-ended analog inputs
3-14
Connector
expansion slot, systematic problem isolation
C-13
connector J1 pin assignments
KPCI-3110 and KPCI-3116 boards
B-2
STP-3110 screw terminal panel
B-4
connector J2 pin assignments
KPCI-3110 and KPCI-3116 boards
B-3
STP-3110 screw terminal panel
B-5
connector specifications
A-8
continuous analog input
continuously-paced scan mode
2-8
externally-retriggered scan mode
2-9
internally-triggered scan mode
2-8
continuous analog output
continuously-paced analog output
2-19
waveform generation mode
2-20
continuous operations
about-trigger analog input
2-13, A-9
analog output
A-9
counter/timer
2-30
post-trigger analog input
2-11, A-9
pre-trigger analog input
A-9
conversion modes
2-7
continuous analog output
2-19
continuously-paced scan mode
2-8
dynamic digital output
2-22
externally-retriggered scan mode
2-9
internally-triggered scan mode
2-8
single value analog input
2-7
single value analog output
2-19
conversion rate
2-8, 2-10
counter/timer features
2-22
C/T clock sources
2-23, A-11
cascading
A-11
cascading internally
2-24
channels
A-10
duty cycle
2-25
event counting
A-11
gate types
2-24
high-edge gate type
A-11
high-level gate type
A-11
high-to-low output pulse
A-11
internal gate type
A-11
low-edge gate type
A-11
low-level gate type
A-11
low-to-high output pulse
A-11
one-shot mode
A-11
operation modes
2-26
pulse output types
2-25
rate generation mode
A-11
repetitive one-shot mode
A-11
specifications
A-7
units
2-22
counter/timers
when not using the STP3110 D-3
counting events 2-26
CPU, required for KPCI-3110
1-4
current loop inputs
3-17
current shunt resistors
3-10
D
D/A output clocks
external
2-17
internal
2-17
D/A subsystem
2-16
specifications
A-5
DACs (digital-to-analog converters)
calibrating
5-3
data encoding
analog input
2-15
data flow modes
continuous about-trigger operations
A-9
continuous post-trigger operations
A-9
continuous pre-trigger operations
A-9
single value operations
A-9
data format
analog input
2-15
analog output
2-20
data transfer
analog input
2-15
analog output
2-20
Delphi
DriverLINX driver for
3-3
function libraries for programming in
1-3
description of the functional subsystems
A/D
2-2
C/T
2-22
D/A
2-16
DIN and DOUT
2-21
differential channels
A-10
number of
A-10
differential inputs
3-13
Digital I/O
general-purpose digital I/O
hardware test
C-21
software test
C-26