4 Options
4.1 Single Channel Inhibit (IU, ID, NIU, NID)
INFORMATION
INFORMATION
INHIBIT is an external signal, that switches off the high voltage for the device or a specific channel.
Optionally it is possible to equip modules with an
INHIBIT
for each channel via a Sub-D connector (Figure 13) or LEMO-connector
(Figure 14). The assignment of the channels is described in detail in the appendix, see chapter 7 Connectors assignments and
8 PIN assignments.
The INHIBIT signals are TTL-level, the signal logic and default states can be configured. The following settings are possible:
Option
–
IU (default)
INHIBIT signal logic:
LOW-active (LOW
➜
HV-generation stopped)
default state:
HIGH (internal pull-up resistor applied)
open INHIBIT signal input:
HV enabled
Option
–
ID
INHIBIT signal logic:
LOW-active (LOW
➜
HV-generation stopped)
default state:
LOW (internal pull-down resistor applied)
open INHIBIT signal input:
HV disabled
Option
–
NIU
INHIBIT signal logic:
HIGH-active (HIGH
➜
HV-generation stopped)
default state:
HIGH (internal pull-up resistor applied)
open INHIBIT signal input:
HV disabled
Option
–
NID
INHIBIT signal logic:
HIGH-active (HIGH
➜
HV-generation stopped)
default state:
LOW (internal pull-down resistor applied)
open INHIBIT signal input:
HV enabled
The INHIBIT signal must be applied for at least 100 ms to guarantee a detection. If an Inhibit signal is detected, the channel status
bit ‘
Is External Inhibit
’ and the channel event status bit '
Event External Inhibit'
are set. One of the following reactions to this signal
can be programmed, see chapter “External channel inhibit” in the “CAN_EDCP_Programmers-Guide.pdf”:
•
No Action (default)
•
Turn off the channel with ramp
•
Shut down the channel without ramp
•
Shut down all channels without ramp
When the INHIBIT is no longer active, the Inhibit flag must be reset before the voltage can be switched on again.
EHS High Voltage Power Supply series | Last changed on: 2022-03-14 |
www.iseg-hv.com
23/51
