Intel BX80619I73960X, Техническое описание

Страница: 78 / 120

78 Datasheet, Volume 1
Processor Land Listing
DDR3_ECC[6] F26 SSTL I/O
DDR3_ECC[7] H26 SSTL I/O
DDR3_MA[00] A19 SSTL O
DDR3_MA[01] E21 SSTL O
DDR3_MA[02] F20 SSTL O
DDR3_MA[03] B20 SSTL O
DDR3_MA[04] D20 SSTL O
DDR3_MA[05] A21 SSTL O
DDR3_MA[06] F22 SSTL O
DDR3_MA[07] B22 SSTL O
DDR3_MA[08] D22 SSTL O
DDR3_MA[09] G23 SSTL O
DDR3_MA[10] D18 SSTL O
DDR3_MA[11] A23 SSTL O
DDR3_MA[12] E23 SSTL O
DDR3_MA[13] A13 SSTL O
DDR3_MA[14] D24 SSTL O
DDR3_MA[15] F24 SSTL O
DDR3_ODT[0] L19 SSTL O
DDR3_ODT[1] F18 SSTL O
DDR3_ODT[2] E17 SSTL O
DDR3_ODT[3] J17 SSTL O
DDR3_RAS_N B16 SSTL O
DDR3_WE_N A15 SSTL O
DMI_RX_DN[0] E47 PCIEX I
DMI_RX_DN[1] D48 PCIEX I
DMI_RX_DN[2] E49 PCIEX I
DMI_RX_DN[3] D50 PCIEX I
DMI_RX_DP[0] C47 PCIEX I
DMI_RX_DP[1] B48 PCIEX I
DMI_RX_DP[2] C49 PCIEX I
DMI_RX_DP[3] B50 PCIEX I
DMI_TX_DN[0] D42 PCIEX O
DMI_TX_DN[1] E43 PCIEX O
DMI_TX_DN[2] D44 PCIEX O
DMI_TX_DN[3] E45 PCIEX O
DMI_TX_DP[0] B42 PCIEX O
DMI_TX_DP[1] C43 PCIEX O
DMI_TX_DP[2] B44 PCIEX O
DMI_TX_DP[3] C45 PCIEX O
DRAM_PWR_OK_C01 CW17 CMOS1.5v I
DRAM_PWR_OK_C23 L15 CMOS1.5v I
EAR_N CH56 ODCMOS I/O
MEM_HOT_C01_N CB22 ODCMOS I/O
MEM_HOT_C23_N E13 ODCMOS I/O
Table 8-1. Land Name (Sheet 13 of 45)
Land Name Land No. Buffer Type Direction
PE_RBIAS AH52 PCIEX3 I/O
PE_RBIAS_SENSE AF52 PCIEX3 I
PE_VREF_CAP AJ43 PCIEX3 I/O
PE1A_RX_DN[0] E51 PCIEX3 I
PE1A_RX_DN[1] F52 PCIEX3 I
PE1A_RX_DN[2] F54 PCIEX3 I
PE1A_RX_DN[3] G55 PCIEX3 I
PE1A_RX_DP[0] C51 PCIEX3 I
PE1A_RX_DP[1] D52 PCIEX3 I
PE1A_RX_DP[2] D54 PCIEX3 I
PE1A_RX_DP[3] E55 PCIEX3 I
PE1A_TX_DN[0] K42 PCIEX3 O
PE1A_TX_DN[1] L43 PCIEX3 O
PE1A_TX_DN[2] K44 PCIEX3 O
PE1A_TX_DN[3] L45 PCIEX3 O
PE1A_TX_DP[0] H42 PCIEX3 O
PE1A_TX_DP[1] J43 PCIEX3 O
PE1A_TX_DP[2] H44 PCIEX3 O
PE1A_TX_DP[3] J45 PCIEX3 O
PE1B_RX_DN[4] L53 PCIEX3 I
PE1B_RX_DN[5] M54 PCIEX3 I
PE1B_RX_DN[6] L57 PCIEX3 I
PE1B_RX_DN[7] M56 PCIEX3 I
PE1B_RX_DP[4] J53 PCIEX3 I
PE1B_RX_DP[5] K54 PCIEX3 I
PE1B_RX_DP[6] J57 PCIEX3 I
PE1B_RX_DP[7] K56 PCIEX3 I
PE1B_TX_DN[4] K46 PCIEX3 O
PE1B_TX_DN[5] L47 PCIEX3 O
PE1B_TX_DN[6] K48 PCIEX3 O
PE1B_TX_DN[7] L49 PCIEX3 O
PE1B_TX_DP[4] H46 PCIEX3 O
PE1B_TX_DP[5] J47 PCIEX3 O
PE1B_TX_DP[6] H48 PCIEX3 O
PE1B_TX_DP[7] J49 PCIEX3 O
PE2A_RX_DN[0] N55 PCIEX3 I
PE2A_RX_DN[1] V54 PCIEX3 I
PE2A_RX_DN[2] V56 PCIEX3 I
PE2A_RX_DN[3] W55 PCIEX3 I
PE2A_RX_DP[0] L55 PCIEX3 I
PE2A_RX_DP[1] T54 PCIEX3 I
PE2A_RX_DP[2] T56 PCIEX3 I
PE2A_RX_DP[3] U55 PCIEX3 I
PE2A_TX_DN[0] AR49 PCIEX3 O
PE2A_TX_DN[1] AP50 PCIEX3 O
Table 8-1. Land Name (Sheet 14 of 45)
Land Name Land No. Buffer Type Direction