82571EB/82572EI EEPROM Information Guide
16
1.7.16
PCIe* Init Configuration Word 2 (Word 19h)
This word is used to set defaults for some internal registers.
1.7.17
PCIe* Init Configuration Word 3 (Word 1Ah)
This word is used to set defaults for some internal registers.
Table 13. PCIe* Init Configuration Word 2 (Word 19h)
Bit
Name
Description
15:14
Reserved
Reserved. Set to 00b.
13:12
Reserved
Reserved. Set to 11b.
11:8
Reserved
Reserved. Set to 0111b.
7:0
Reserved
Reserved. Set to B0h.
Table 14. PCIe* Init Configuration Word 3 (Word 1Ah)
Bit
Name
Description
15
Reserved
Reserved. Set to 0b.
14
Scram_dis
Scrambling Disable.
When set to 1b, this bit disables the PCIe* LFSR scrambling.
13:12
Reserved
Reserved. Set to 00b.
11:10
Reserved
Reserved. Set to 01b.
9:8
Reserved
Reserved. Set to 11b.
7:6
Lane Width
Maximum Link Width.
00 = 1 lane.
01 = 2 lanes.
10 = 4 lanes.
11 = Reserved.
5
Reserved
Reserved. Set to 1b.
4
Reserved
Reserved. Set to 0b.
3:2
Reserved
Reserved. Set to 01b.
1
Reserved
Reserved. Set to 1b.
0
Reserved
Reserved. Set to 0b.