PRELIMINARY
SF104-P01
SF3013M Fingerprint Image Sensor Module User Manual
Page - 15
3.6 Register detail
REGISTER
NAME
ADD
R
R/W Bit(s) DEFAULT
DESCRIPTION
REG_CLK 0
R/W
0000_0000
Clock
control
[7:6]
Test mode 1
00 : AREGC[2]
01 : TESTPIN = VREF
10 : TESTPIN = VINPTST
11 : AREGC[0]
[5:4]
Test mode 0
00 : AREGC[3]
01 : TESTPIN = VAMP
10 : TESTPIN = CDS
11 : invert ADC data, TESTPIN = VGND
[3:0]
DIV_OPCLK
The 4-bit DIV_OPCLK value (0~15) is the divider defining the ratio between
system clock (OSC) and opclk:
opclk_freq = sysclk_freq / (DIV 1)
REG_PGA 1
R/W
0100_0000 PGA Gain Control
[7:4]
PGA2_GAIN