HP 8924E, Сборка

Страница: 481 / 640

481
Chapter 11, Block Diagrams
Assembly Details
N:\mkt\MANUALS\HP8924C\ALR\blkdia.fb
A15 SIGNALING
SOUR
CE/ANALYZER
T
o
/
Fro
m
Micro
p
ro
c
esso
r
To
J2
2
J2
2
+1
2
V
S
ynt
he
si
ze
r
J2
2
Sig
n
a
l Deco
d
e
r
-1
2V
PR
O
C
_A
U
D
+
-
J2
2
28 23 26 27 29 12
15
-2
2
In
te
rf
ac
e
DA
T
A
MU
X
G R
/W
G
A
DDR
(1
3
)
G
A
DD
R(
16
)
G
A
DDR
(1
7
)
D_
LD
S
S
IG_
IN
T
DA
T
A
LA
T
C
H
DA
T
A
LA
T
C
H
G
D
AT
A(
0
-7
)
AD
0
-7
AD
0
-7
AD
0
-7
8 B
IT
M
ICR
O
P
R
O
CE
S
S
O
R
CM
D
RS
P
CM
D
RS
P
C
o
n
tro
ller
IN
T0
IN
T
1
T0
12
MHz
T
IM
EBASE
SY
N
_E
N
SYN
_
SYN
C
ZE
R
O
EPR
O
M
RA
M
LA
T
C
HE
S
A 0
-1
5
SYN
_
B
U
S
NU
M
E
R
IC
SYN
T
H
ESI
Z
E
R
3 4
A
F
G_
GN
D
S
IG
N
_S
C
P
_T
R
IG
5
AF
G
1
D/
A
C
O
N
VER
T
E
R
A
F
G1
_D
IA
G
J2
2
J2
2
6
8
38
To
D/
A
C
O
N
VER
T
E
R
A
F
G2
_
D
IA
G
J2
2
J2
2
1
Fro
m
DT
M
F
FI
LT
E
R
MU
X
DT
M
F
_H
I
DT
M
F
_LO
SL
IC
ED
_S
IG
12
00
B
P
S
MSK
MO
D
E
M
SYST
EM
TI
M
IN
G
CO
N
T
RO
LL
E
R
IN
T0
IN
T1
O
D
B
O
0-
11
J2
2
J2
2
F
rom
9
37,
39
,
40 10
2,7
11
,13,
14,
31
,
32
Fi
lte
r
+5
V
Fi
lte
r
-1
2
V
Fi
lte
r
Ho
st
Co
ntr
olle
r
(A
16)
Filt
er /
Reg
ula
tor
(A2
0)
A
udio
An
al
yz
er
2
(A
36)
(A
15-
B
D
.F
B
)
Mo
du
lati
on
D
ist
ribu
tio
n
(A
34
)
Me
as
u
re
m
en
t
As
se
mb
ly
(A
37
)