
28
T560MANK5.DOCX
If the gate is configured as an input, a true level allows triggers and a false level disables
them. If BURST is also enabled, then whenever the input level is in the trigger disable
state, the burst counter logic is reset; the next time gate goes true, the burst logic will
immediately enable a group of N triggers.
If gate is set to be an output, it will go active (high or low, as programmed) whenever the hit
flipflop is armed to accept triggers. So in burst mode, it will go true during the active “N”
pulses of the burst sequence. If a trigger divisor is programmed, it will go high only when
the divisor enables triggers.
GAte OFf
disable gate functions
GAte OUtput
make gate connector an output. The output level will be true when
the hit flipflop is enabled to accept triggers
GAte INput
make gate an input. When the external TTL level is true, triggers
will be enabled.
GAte POs
gate in/out is active high (normal)
GAte NEg
gate in/out is active low (inverted)
GAte TErminate
gate input is terminated at 50 ohms
GAte HIz
gate input is 1K to +5 volts
GAte BUrst
enable single burst at gate input rise
GAte REmote
enable single burst on
GATE FIRE
command
GAte FIre
fire a single burst
GAte
gate setup query. Returns...
Gate OFF POS HIZ Shots 0000000066
4.6.6.CLOCK COMMANDS
T560 timings are based on an internal 10 MHz crystal oscillator clock. The function or the
CLOCK coaxial connector is controlled by this group of commands. If the connector is
declared to be an input, the T560 accepts a 10 MHz TTL square wave input, or a sine wave
of about 1 volt RMS, and will lock its crystal oscillator to this source. If the connector is set
to be an output, the local 10-MHz oscillator frequency will be output from this connector.
The value used to trim the internal oscillator frequency is an integer in the range 0 to 4095,
with 2048 being roughly the nominal center frequency. Since the internal crystal oscillator
might be expected to drift 1-2 ppm per year, users may wish to occasionally trim its
frequency if precise delays are required.
Clock-group serial commands are...
CLock HIz
clock connector is unused
CLock OUt
connector outputs internal 10 MHz oscillator
CLock IN
external 10 MHz is accepted; oscillator phaselocks
CTrim 2048
sets 10 MHz clock trim, 0...4095, about 0.1 ppm/lsb
CTrim
queries clock trim value
CLock SAve
save clock trim to flash memory. This value will be restored at powerup
CLock
query clock settings; returns...
Clock OUT Trim 02048 Temp +32.4
Содержание T560
Страница 1: ...T560 DIGITAL DELAY GENERATOR Technical Manual February 13 2019 ...
Страница 15: ...15 T560MANK5 DOCX Figure 3 4 Output rising edge 100 ps delay steps ...
Страница 16: ...16 T560MANK5 DOCX Figure 3 5 Trigger and output pulses widths 4ns 3 ns 2 ns and 1 5 ns ...
Страница 35: ...35 T560MANK5 DOCX Figure 6 3 XPort Home Web Page Figure 6 4 XPort Network Settings ...
Страница 36: ...36 T560MANK5 DOCX Figure 6 5 XPort Server Settings Figure 6 6 XPort Serial Settings ...
Страница 42: ...42 T560MANK5 DOCX Figure 8 1 T560 Outline and Mounting ...
Страница 43: ...43 T560MANK5 DOCX Figure 8 2 Flange Mounting Dimensions ...
Страница 44: ...44 T560MANK5 DOCX Figure 8 3 Printed Circuit Board Dimensions ...