Fujitsu MB90M405, Руководство по оборудованию

Страница: 9 / 28

GENERAL
1-5
1.3 Product Lineup
Table 1-1 lists the Monolith (MB90M405) series product lineup. Functions other than the ROM/RAM capacity
are shared.
Table 1-1 MB90M405 Series Product Lineup
Product name MB90MV405 MB90MF408 MB90M408 MB90M407
Classification Evaluate Flash Type ROM Mass-produced product (mask ROM)
ROM capacity Not provided 128 Kbytes 96 Kbytes
RAM capacity 4 Kbytes 4 Kbytes 4 Kbytes
CPU Function
Count of basic instructions: 351
Minimum instruction execution time: 59.5 ns (at original oscillation of 4.2 MHz, with
PLL clock generated by multiplying original
oscillation by 4)
Addressing types: 23
Program patch function: 2-address pointer
Maximum memory space: 16 Mbytes
Port I/O port (CMOS) 26 pins (all of 26 pins also serve as resource pins)
FL Controller
60 FL output pins can be used (Under LED control, 43 FL output pins and 17 LED
control pins are required).
Enables FL driver control and LED driver control can be performed.
Under FL driver control, the dimmer can be set for both digits and segments.
Serial I/O (UART)
Can also be used as the clock-synchronous method extended I/O serial.
A dedicated baud rate generator is built-in.
Four channels are built-in (two channels also serve as UART channels).
16-bit reload timer 16-bit reload timer operation (Toggle output or one-shot output can be selected.)
An event count function can be selected. Three channels are built-in.
16-bit free-run timer 16-bit output compare x 1 channel (for clearing free-run timer)
16-bit input capture x 2 channels
8-/10-bit A/D
converter
8-/10-bit resolution x 16 channels (input multiplex)
Minimum conversion time: 6.2 µs (at internal operation of 16 MHz)
Timer clock divider The external input clock can be divided and output to the outside.
Clock division rates: 16, 32, 64, or 128 (programmable)
External interrupt Four independent channels (also serve for A/D input)
Interrupt factor: L
→
H edge, H
→
L edge, L level, or H level
Low power
consumption mode
Sleep mode, stop mode, CPU intermittent mode, or pseudo-timer mode
Process CMOS
Package PGA256 QFP-100 (0.65 mm pitch)
Operating voltage 3.3 V
±
0.3 V(16.8 MHz: 4.2 MHz multiplied by 4)