FujiFilm FinePix FinePix S9600, Руководство по обслуживанию

Страница: 44 / 154

3-2
3. Schematics
FinePix S9100/S9600 Service Manual
3-3. Description of Main Block Functions
3-3-1. Technical Overview
Featuring the "Super CCD Honeycom V HR" and the "Real Photo Engine", the FinePix S9100/S9600 not only gives you images with
superb resolution and minimal noise, it is also highly effective at high sensitivities, providing images with little or no camera shake or
subject blurring even in low-light conditions and telephoto shots. The lens performance and image processing functions on the
FinePix S9000 were highly acclaimed both in Japan and overseas, but this camera takes this yet another step further, giving even
higher resolutions and even more breathtaking color reproduction. It also features a new record in minimum AF speed of just 0.6
seconds. It also compares well with the FinePix S9000 in low-light scenes such as indoor shots, with autofocusing as much as 1.8
times faster for truly snappy shooting.
It also comes with "iFlash", which automatically selects the ideal flash brightness and sensitivity setting so that features such as faces
and skin tones are captured perfectly with no flaring. The 2-inch 235,000-pixel TFT LCD screen provides superb image quality and
can be rotated to multiple angles, making it incredibly easy to view and use.
CCD signal processing/Camera circuit section
„ Analog signals output from the 1/1.6 type Super-CCD Honeycom V HR (IC800), with an effective pixel count of 9.03 mega-
pixels, undergo false color compensation processing, adaptive interpolation processing, amplification (AGC) and signal mixing
inside the CCD signal processing IC “BCS (IC103)” before being converted to 14-bit digital signals (A/D) and sent to the signal
processing LSI “YCS (IC204)”.
„ The vertical drive IC (IC102) for driving the CCD and the OFD voltage control IC (IC101) are in this block.
Motor Circuit Section
„ The signal processing LSI “YCS (IC204)” that has received various operating switch commands manages the motor drive IC
(IC350) and controls the AF, SHUTTER and IRIS motors.
Imaging and Signal Processing Section
„
Input data from the CCD
14-bit digital image data (corresponding to 1H) that has been output from the imaging section (CCD/Camera Block) is sent to the
signal processing LSI “YCS (IC204)”, converted to 32-bit (16-bit x 2) data by the [internal buffer] inside this LSI, and the image
data for one frame (3488 x 2616 pix) is stored temporarily in [SD-RAM]. It is also integrated in the [AUTO operation section]
using the 32-bit the signal processing LSI “YCS (IC204)” image data and sent to the BCS_IC (IC103) to obtain the appropriate
AE/AF/AWB.
„ Record processing to xD Card
Image data stored in SD-DRAM is sent one frame at a time to the internal [signal processing section] in the signal processing
LSI “YCS (IC204)”. In a process called unpacking, “32-bit to 12-bit conversion” and “pre-processing including digital clamp, white
balance and noise reduction processing, linear matrix processing, gamma correction and R/G/B 14-bit to R/G/B 8-bit
conversion” to “8-bit digital R/G/B signals to Y:Cb:Cr = 4:2:2 YC processing” are implemented in this [signal processing section]
and 8-bit Y/Cb/Cr image data are sent to the [internal buffer].
The “rearrangement of data in a format in which 8-bit Y/Cb/Cr signals are easily compressed” is done in the [internal buffer] and
after passing through the [JPEG operation block] to the [media controller], they are recorded on the xD card.
„ Reproduction of images from xD card
Compressed image data from the xD card is sent as 8-bit image data to the signal processing LSI “YCS (IC204)” then it is sent
to the [media control section], the [DMA unit] and the SD-DRAM and then it is sent to the [media controller], to the [JPEG
operation section] and to the [signal processing section].
In the [signal processing section], 8-bit Y/Cb/Cr signals are converted to 8-bit R/G/B signals and at the same time, lettering
display signals are weighted and passed through the [LCD controller to the LCD unit and displayed.
„
Image capture system adjustment data are stored in the Flash ROM.
LCD Unit
„ Digital signals sent from the signal processing LSI “YCS (IC204)” are passed through the [LCD controller (IC401)] to the LCD
unit.
Power Supply Section
„ Power supply circuits constructed in the core of the DC IC (IC600) create the following power supplies, which are supplied to
each block.
3.3V
[IC202 (PROCESS BLOCK)]
D_3.3V [IC204 (YCS), IC300 (IPS2), IC350 (MOTOR BLOCK),
AD_3.3V [IC204 (YCS), IC207 (VIDEO Drv.), TOP FPC, KEY BLOCK]
AU_3.3V [IC500 (AUDIO)]
CAM3.3V [IC102 (V_Drv), IC103 (BCS)]
xD_3.3V [CN204 (xD CARD CONNECTOR)]
CARD_3.3V [CN205 (MICRO DRIVE CONNECTOR)]
D_5V [IC102 (V_Drv), IC300 (IPS2), LCD/EVF BLOCK]
BL_5V [LCD/EVF BLOCK]
MOT_5V [IC353, IC354 (MOTOR BLOCK)]
CCD_-8V [IC800 (CCD), IC102 (V_Drv)]
CCD_15V [IC800 (CCD), IC102 (V_Drv), IC101 (OFD_Drv)]
1.0V [IC204 (YCS), IC300 (IPS2)]
2.5V [IC204 (YCS)]
D_2.5V [IC204 (YCS)]
LCD_8.5V [LCD/EVF BLOCK]