manualshive.com logo in svg

Freescale Semiconductor PowerQUICC III MPC8541E, Руководство пользователя, Страница: 3 / 24

Поделиться
Скачать
Freescale Semiconductor PowerQUICC III MPC8541E Скачать руководство пользователя страница 3

PowerQUICC III MPC8555E and MPC8541E Bring-Up Guidelines, Rev. 5

Freescale Semiconductor

3

 

Power

1.5

Pin Mux Tool (MPC8555 only)

The on-chip serial communications peripherals use four 32-bit parallel ports to exchange data with the 
physical interfaces. On each pin of the parallel ports, several signals are multiplexed. If none of the signals 
available on a certain pin are necessary in a certain application, the pin can be used for a general purpose 
I/O. To verify the availability of the I/O functions chosen through pin multiplexing, designers are 
encouraged to use the MPC8555 Parallel Ports Pin Mux tool. After selecting the signals required by your 
application, this utility assists in defining the pin configuration of each parallel port. A report can then be 
generated that includes all your selections and C-initialization code for the registers associated with the 
parallel ports. The Pin Mux tool is available on the MPC8555E device web site.

1.6

UPM Programming Tool

The UPM Programming Tool features a GUI for a user-friendly programming interface. It allows 
programming of all three PowerQUICC III UPM machines. The GUI consists of a wave editor, table 
editor, and report generator. You can edit directly the waveform or the RAM array. At the end of 
programming, the report generator prints out the UPM ram array that can be used in a C-program. The 
UPM Programming Tool is available on the MPC8555E or MPC8541E device web site.

1.7

Available Training

Our third-party partners are part of an extensive Design Alliance Program. Our current training partners 
are listed on our external web site under the Design Alliance Program. In addition, training material from 
past Smart Network Developer’s Forums is available. These training materials are a valuable resource in 
understanding the PowerQUICC III.

2

Power

This section provides design considerations for the PowerQUICC III power supplies, as well as power 
sequencing. For information on AC and DC electrical specifications and thermal characteristics for the 
PowerQUICC III, refer to the MPC8555EEC and the MPC8541EEC. For power sequencing 
recommendations refer to 

Section 2.3, “Power Sequencing

.”

2.1

Power Supply

The PowerQUICC III has a core voltage V

DD

 that operates at a lower voltage than the I/O voltages GV

DD

, 

LV

DD

, and OV

DD

. It is recommended that the core voltage V

DD

 of the PowerQUICC III be supplied 

through a variable switching supply or regulator to allow for future compatibility with possible core 
voltage changes on future silicon revisions. The core voltage, 1.2 V (±5%), is supplied across V

DD

 and 

GND.

The I/O blocks of the PowerQUICC III are supplied with 2.5 V (±5%) across GV

DD

 and GND, 2.5 V 

(±5%) or 3.3 V (±5%) across LV

DD

 and GND, and 3.3 V (±5%) across OV

DD

 and GND. Typically, these 

are supplied by simple linear regulators. This increases the complexity of the system because multiple 
voltage supplies and PCB power planes are required for the design. No external signals on PowerQUICC 

Содержание PowerQUICC III MPC8541E

Страница 1: ...he aspects of a design that merit special attention during initial system startup 1 Getting Started This section outlines recommendations to simplify the first phase of design Before designing a syste...

Страница 2: ...e respective PowerQUICC III device 1 3 Communications Processor Module CPM Performance and Bus Utilization Tool The PowerQUICC III CPM runs by time sharing multiple communication protocols To estimate...

Страница 3: ...Tool is available on the MPC8555E or MPC8541E device web site 1 7 Available Training Our third party partners are part of an extensive Design Alliance Program Our current training partners are listed...

Страница 4: ...supply the type of load on each power supply and the way different voltages are derived The MPC8555E and MPC8541E require the power rails to be applied in a specific sequence to ensure proper device o...

Страница 5: ...ponents in the PowerQUICC III system and the PowerQUICC III itself requires a clean tightly regulated source of power Therefore you should place at least one decoupling capacitor at each VDD GVDD LVDD...

Страница 6: ...from the capacitors to the AVDD pin which is on the periphery of the 783 FC PBGA footprint without the inductance of vias If possible a separate plane for each PLL filtering circuit is recommended 3 C...

Страница 7: ...ion Core including L1 CCB 2 2 5 3 3 5 DDR CCB 2 I2 C CCB I2CFDR ratio L2 cache CPM CCB Local Bus CCB 2 4 8 Core PLL Platform PLL DLL LSYNC_IN LSYNC_OUT LCLK0 LCLK1 core_clk e500 Core CCB_clk to Rest o...

Страница 8: ...nt product web site for updated options 3 3 Core Clock The frequency of the core is determined at POR through the LALE and the LGPL2 pins Below are the options for configuring the core clock as a mult...

Страница 9: ...terfaces on the MPC8555E and the MPC8541E is by default the system clock SYSCLK input In asynchronous mode each PCI PCI1 PCI2 interface can be configured to use a separate PCI clock input unrelated to...

Страница 10: ...4 1 TRST TRST is the reset pin for the JTAG COP interface It must be held at a low level during the assertion of HRESET to reset all logic completely on the PowerQUICC III For compatibility with thir...

Страница 11: ...Connector Physical Pinout 1 2 NC SRESET 2 Populate this with a 10 resistor for short circuit current limiting protection NC OVDD 10 k 10 k HRESET1 to fully control the processor as shown here 4 Altho...

Страница 12: ...o that it is asserted when the system reset signal HRESET is asserted ensuring that the JTAG scan chain is initialized during Table 6 COP Header Definition Header Position Name Description 1 COP_TDO T...

Страница 13: ...rally output pins during normal operation they are treated as inputs while HRESET is asserted HRESET must be asserted for a minimum of 100 s When HRESET negates the configuration pins are sampled and...

Страница 14: ...ins LAD 0 31 to software For example we can pass information about a circuit board revision number to software by driving the pins in any order The information is automatically sampled from LAD 0 31 d...

Страница 15: ...41EEC 5 3 Boot Sequencer The boot sequencer allows configuration of any memory mapped register before the boot up code runs When enabled it loads code from an EEPROM on the I2C bus This code can be us...

Страница 16: ...are not used it would be more power efficient to disable these interfaces The device disable register DEVDISR contains disable bits for the PCI1 PCI2 LBC SEC L2 DDR e500 Time Base CPM DMA TSEC1 TSEC2...

Страница 17: ...neration of PowerQUICC devices Freescale strongly recommends that use of these instructions be confined to libraries and device drivers Customer software that uses SPE or SPFP APU instructions at the...

Страница 18: ...s high through a resistor Recommended resistor values are 2 10 k 6 5 Local Bus Interface Unit The local bus frequency can be adjusted through the LCRR CLKDIV bit If modified the DLL requires a re lock...

Страница 19: ...K 6 5 3 Timing Local bus output valid hold and tri state timings can be adjusted at reset by the POR pins TSEC2_TXD 6 5 These pins directly affect local bus AC timing by adding up to three buffer del...

Страница 20: ...hese internal pull ups are not enabled in 64 bit mode If there is concern that in 32 bit mode these inputs may see noise that would cause unwanted power consumption then external pull up resistors can...

Страница 21: ...of the device pins Instead the PCI CLK is realized on the SYSCLK input and the PCI RST is realized on the HRESET input 6 7 Three Speed Ethernet Controller TSEC The TSEC has one management interface th...

Страница 22: ...en 2 10 K In general inputs can be tied together to a single resistor I Os must be tied off with a single resistor per I O except on the PCI interface see Section 6 6 PCI Note that if you are not usin...

Страница 23: ...ied Section 2 3 Power Sequencing Modified signal names in Table 6 2 6 2006 Updates are as follows Modified note in Section 6 3 DDR SDRAM to clarify that while MSYNC_IN mube connected to MSYNC_OUT the...

Страница 24: ...and actual performance may vary over time All operating parameters including typicals must be validated for each customer application by customer s technical experts Freescale does not convey any lic...

Отзывы:

Нет отзывов