EVGA 132-CK-NF79, Руководство пользователя

Страница: 60 / 127

Configuring the BIOS
EVGA Corporation
January 11, 2008 | DU-03751-001_v01
49
¾
CPUOC 3%
¾
CPUOC 4%
¾ CPUOC 5%
¾
CPUOC MAX
When you select one of the
CPUOC x%
options, the
FSB - Memory
Clock Mode
is set to
Unlinked
and cannot be changed until
SLI-
Ready Memory
is set to
Disable
.
‰
FSB and Memory Clock Mode
Use the
Page Up
and
Page Down
keys to scroll through the FSB and
Memory Clock Mode options. The options are:
¾
Auto
This is the optimal setting since it sets the FSB and memory speeds
automatically.
¾
Linked
When Link is selected,
FSB (QDR), MHz
is changed to editable and
the FSB speed can be entered manually. As the FSB speed is changed,
CPU Freq, MHz
changes proportionally.
¾
Unlinked
When Unlink is selected,
FSB (QDR), MHz
and
MEM (DDR), MHz
are changed to editable and the FSB and memory speeds can be
entered manually. As the FSB speed is changed,
CPU Freq, MHz
changes proportionally.
CPU Freq, MHz 2933.3 2933.3
CPU Multiplier 11X 11X
FSB – Memory Clock Mode [Linked]
FSB (QDR), MHz [1067] 1066.7
Actual FSB (QDR), MHz 1066.7
x
MEM (DDR), MHz Auto 800.6
Actual MEM (DDR), MHz 800.0