Epson S1C17704, Техническое руководство

Страница: 164 / 423

12 8-BIT TIMER (T8F)
12-8
EPSON
S1C17704 TECHNICAL MANUAL
12.8 Fine Mode
The fine mode provides a function to minimize transfer rate error.
The 8-bit timer can output a programmable clock used as the serial transfer clock for the UART. By selecting
an appropriate prescaler output clock and reload data, the timer output clock can be configured with the desired
frequency. However, an error may be introduced depending on the transfer rate. In fine mode, the counter delays
outputting the underflow pulse to prolong the output clock period. The amount of delay can be specified using the
TFMD[3:0] bits (D[11:8]/T8F_CTL register).
∗
TFMD[3:0] : Fine Mode Setup Bits in the 8-bit Timer Control (T8F_CTL) Register (D[11:8]/0x4206)
The TFMD[3:0] bits specify a pattern of delays to be inserted in a 16-underflow period. The output clock period
will be prolonged for one count clock period per one delay inserted. Also this setting will delay interrupt timings.
Table 12.8.1 Delay Patterns Specified with TFMD[3:0]
TFMD[3:0]
Underflow number
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
0x0 – – – – – – – – – – – – – – – –
0x1 – – – – – – – – – – – – – – – D
0x2 – – – – – – – D – – – – – – – D
0x3 – – – – – – – D – – – D – – – D
0x4 – – – D – – – D – – – D – – – D
0x5 – – – D – – – D – – – D – D – D
0x6 – – – D – D – D – – – D – D – D
0x7 – – – D – D – D – D – D – D – D
0x8 – D – D – D – D – D – D – D – D
0x9 – D – D – D – D – D – D – D D D
0xa – D – D – D D D – D – D – D D D
0xb – D – D – D D D – D D D – D D D
0xc – D D D – D D D – D D D – D D D
0xd – D D D – D D D – D D D D D D D
0xe – D D D D D D D – D D D D D D D
0xf – D D D D D D D D D D D D D D D
D: Indicates that a delay is inserted.
Count clock
Underflow signal (not corrected)
Underflow signal (corrected)
Output clock (not corrected)
Output clock (corrected)
Delayed
15 16
15 16
1
1
Figure 12.8.1 Delay Cycle Insertion in Fine Mode
At initial reset, TFMD[3:0] is set to 0x0. No delay will be inserted in this setting.