Embedian, Inc.
28
SMARC-iMX8MM Computer on Module User’s Manual
v. 1.2
2.1.6.2
LVDS
Signals
Data
Flow
i.MX8M
Mini
processor
and
TI
SN65DSI84
implementation
is
shown
in
the
following
table:
NXP
i.MX8M
Mini
CPU
TI
SN65DSI84
Net
Names
Note
Ball
Mode
Pin
Name
Pin#
Pin
Name
A11
ALT0
MIPI_DSI_CLK_N__
MIPI_DSI_CLK_N
J5
DACN
MIPI_DSI_CLK
‐
B11
ALT0
MIPI_DSI_CLK_P__
MIPI_DSI_CLK_P
H5
DACP
MIPI_
A9
ALT0
MIPI_DSI_D0_N__
MIPI_DSI_D0_N
J3
DA0N
MIPI_DSI_D0
‐
B9
ALT0
MIPI_DSI_D0_P__
MIPI_DSI_D0_P
H3
DA0P
MIPI
A10
ALT0
MIPI_DSI_D1_N__
MIPI_DSI_D1_N
J4
DA1N
MIPI_DSI_D1
‐
B10
ALT0
MIPI_DSI_D1_P__
MIPI_DSI_D1_P
H4
DA1P
MIPI
A12
ALT0
MIPI_DSI_D2_N__
MIPI_DSI_D2_N
J6
DA2N
MIPI_DSI_D2
‐
B12
ALT0
MIPI_DSI_D2_P__
MIPI_DSI_D2_P
H6
DA2P
MIPI
A13
ALT0
MIPI_DSI_D3_N__
MIPI_DSI_D3_N
J7
DA3N
MIPI_DSI_D3
‐
B13
ALT0
MIPI_DSI_D3_P__
MIPI_DSI_D3_P
H7
DA3P
MIPI
N26
ALT5
NAND_DATA07__
GPIO3_IO13
B1
EN
LVDS_EN