Embedian, Inc.
127
SMARC-iMX8MM Computer on Module User’s Manual
v. 1.2
SMARC
Edge
Finger
NXP
i.MX8M
Mini
CPU
Type
Description
Pin#
Pin
Name
Ball
Mode
Signal
Name
P121
I2C_PM_CK
E9
ALT0
I2C1_SCL__
I2C1_SCL
IO
OD
Power
management
I2C
bus
clock
P122
I2C_PM_DAT
F9
ALT0
I2C1_SDA__
I2C1_SDA
IO
OD
Power
management
I2C
bus
data
P123
BOOT_SEL0#
AF12
ALT0
GPIO1_IO05__
GPIO1_IO5
I
SYSBOOT
and
Line
De
‐
multiplexer
Logic
Pulled
up
on
Module.
Driven
by
OD
part
on
Carrier.
P124
BOOT_SEL1#
AG11
ALT0
GPIO1_IO06__
GPIO1_IO6
I
SYSBOOT
and
Line
De
‐
multiplexer
Logic
Pulled
up
on
Module.
Driven
by
OD
part
on
Carrier.
P125
BOOT_SEL2#
AF11
ALT0
GPIO1_IO07__
GPIO1_IO7
I
SYSBOOT
and
Line
De
‐
multiplexer
Logic
Pulled
up
on
Module.
Driven
by
OD
part
on
Carrier.
P126
RESET_OUT#
O
General
purpose
reset
output
to
Carrier
board.