Embedian, Inc.
119
SMARC-iMX8MM Computer on Module User’s Manual
v. 1.2
SMARC
Edge
Finger
NXP
i.MX8M
Mini
CPU
Type
Description
Pin#
Pin
Name
Ball
Mode
Signal
Name
P54
ESPI_CS0#
E15
ALT5
UART2_TXD__
GPIO5_IO25
O
SPI1
Master
Chip
Select
0
output
P55
ESPI_CS1#
P27
ALT5
NAND_CE1_B__
GPIO3_IO2
O
SPI1
Master
Chip
Select
1
output
P56
ESPI_CK
E14
ALT1
UART1_RXD__
ECSPI3_SCLK
O
SPI1
Master
Clock
output
P57
ESPI_IO_1
F15
ALT1
UART2_RXD__
ECSPI3_MISO
I
SPI1
Master
Data
input
(input
to
CPU,
output
from
SPI
device)
P58
ESPI1_IO_0
F13
ALT1
UART1_TXD__
ECSPI3_MOSI
O
SPI1
Master
Data
output
(output
from
CPU,
input
to
SPI
device)
P59
GND
P
Ground
P60
USB0+
B22
USB1_DP
AIO
Differential
USB0
data
P61
USB0
‐
A22
USB1_DN
AIO
Differential
USB0
data
P62
USB0_EN_OC#
M26
ALT5
NAND_DATA04__
GPIO3_IO10
IO
OD
Pulled
low
by
Module
OD
driver
to
disable
USB0
power.
Pulled
low
by
Carrier
OD
driver
to
indicate
over
‐
current
situation
If
this
signal
is
used,
a
pull
‐
up
is
required
on
the
Carrier