Camera Link PCI Express (PCIe) Gen1 Framegrabbers
Appendix B: Board Diagrams
EDT, Inc.
2012 March 16
26
Appendix B: Board Diagrams
This section shows diagrams and key features for the various Camera Link PCIe boards.
Standard and Fiberoptic (FOX) Framegrabbers – PCIe “DVa”-series
PCIe8 DVa C-Link
PCIe4 DVa C-Link
PCIe8 DVa C-Link
1
3
5
7
9
2
4
6
8
10
Berg
connector
Optional Lemo
Base 0 /
primary
Base 1 /
secondary
Connectors
FVAL
LVAL
DVAL
PCLK
DEBUG
3 2 1
5 3 1
1
NORM
NORM
PROT
ALT
6 4 2
PoCL
Disabled
Enabled
3 2 1
3 2 1
FPGA boot select
Program-
mable
Protected
1
2
1
2
(sector 0)
(sector 3)
PoCL
select
LEDs
3 2 1
CAUTION!
To avoid a short, indicated by a red
LED near the connector, never plug a non-PoCL
cable or device into a PoCL-enabled EDT board.
= pin
= hole
= ground (pin)
= ground (hole)
Not to scale;
bold
= default.
slot for optional memory
PCIe8 DVa C-Link
1
3
5
7
9
2
4
6
8
10
Berg
connector
Optional Lemo
Base 0 /
primary
Base 1 /
secondary
Connectors
FVAL
LVAL
DVAL
PCLK
DEBUG
3 2 1
5 3 1
1
NORM
NORM
PROT
ALT
6 4 2
PoCL
Disabled
Enabled
3 2 1
3 2 1
FPGA boot select
Program-
mable
Protected
1
2
1
2
(sector 0)
(sector 3)
PoCL
select
LEDs
3 2 1
CAUTION!
To avoid a short, indicated by a red
LED near the connector, never plug a non-PoCL
cable or device into a PoCL-enabled EDT board.
= pin
= hole
= ground (pin)
= ground (hole)
Not to scale;
bold
= default.
slot for optional memory
PCIe4 DVa C-Link
1
3
5
7
9
2
4
6
8
10
Berg
connector
Optional Lemo
Base 0 /
primary
Base 1 /
secondary
Connectors
FVAL
LVAL
DVAL
PCLK
DEBUG
3 2 1
5 3 1
1
NORM
NORM
PROT
ALT
6 4 2
PoCL
select
LEDs
(on back)
3 2 1
= pin
= hole
= ground (pin)
= ground (hole)
Not to scale;
bold
= default.
slot for optional memory
PoCL
Disabled
Enabled
3 2 1
3 2 1
FPGA boot select
Program-
mable
Protected
1
2
1
2
(sector 0)
(sector 3)
CAUTION!
To avoid a short, indicated by a red
LED near the connector, never plug a non-PoCL
cable or device into a PoCL-enabled EDT board.
PCIe4 DVa C-Link
1
3
5
7
9
2
4
6
8
10
Berg
connector
Optional Lemo
Base 0 /
primary
Base 1 /
secondary
Connectors
FVAL
LVAL
DVAL
PCLK
DEBUG
3 2 1
5 3 1
1
NORM
NORM
PROT
ALT
6 4 2
PoCL
select
LEDs
(on back)
3 2 1
= pin
= hole
= ground (pin)
= ground (hole)
Not to scale;
bold
= default.
slot for optional memory
PoCL
Disabled
Enabled
3 2 1
3 2 1
FPGA boot select
Program-
mable
Protected
1
2
1
2
(sector 0)
(sector 3)
CAUTION!
To avoid a short, indicated by a red
LED near the connector, never plug a non-PoCL
cable or device into a PoCL-enabled EDT board.