C
URTISS
-W
RIGHT
C
ONTROLS
E
MBEDDED
C
OMPUTING
PCI-P0 D
EVELOPMENT
B
ACKPLANE
809524 R
EVISION
D F
EBRUARY
2009
3-13
3 S
LOT
B
ACKPLANE
P
ERIPHERAL
S
LOT
2 P
IN
A
SSIGNMENTS
The shaded cells in the table below constitute the entire PCI-P0 bus, with some signals
originating from the PMC-605 System Slot, while others originate from the Peripheral Slot.
T
ABLE
3.10:
3 Slot Backplane Peripheral Slot 2
Pin No.
Row E
Row D
Row C
Row B
Row A
1
basecard signal
basecard signal
basecard signal
basecard signal
basecard signal
2
basecard signal
basecard signal
basecard signal
basecard signal
basecard signal
3
basecard signal
basecard signal
basecard signal
basecard signal
basecard signal
4
RST#
CLK0
(REQ0#)
GNT0#
GND
(GNT0#)
REQ0#
5
INTA#
GND
(CLK1)
not connected
(REQ1#)
not connected
DESEL#
6
(GNT1#)
not connected
SERARB_3
IRDY#
TRDY#
+5 V
7
SERR#
IDSEL_3
PERR#
STOP#
TERMDIS_3
8
PAR
FRAME#
CLOCKDIS_3
CBE3
CBE2
9
basecard signal
basecard signal
basecard signal
basecard signal
basecard signal
10
basecard signal
basecard signal
basecard signal
basecard signal
basecard signal
11
basecard signal
basecard signal
basecard signal
basecard signal
basecard signal
12
CBE0
CBE1
ARBDIS_1
AD0
AD1
13
AD2
AD3
AD4
AD5
GND
14
AD7
AD6
AD9
AD8
AD11
15
AD10
AD13
AD12
GND
AD14
16
AD15
AD16
AD17
AD18
AD19
17
GND
AD21
AD20
AD23
AD22
18
AD25
AD24
AD27
AD26
GND
19
AD28
AD29
AD30
AD31
basecard signal
Note
Pins carrying PMC-605 signals are cut short to prevent the PCI-P0 bus from being over-
extended when a cable is attached to the development backplane.
Artisan Scientific - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisan-scientific.com