
27/09/2002
V560 User Manual
24
5. MOD. V560 INTERRUPTER
5.1. INTERRUPTER CAPABILITY
The Mod. V560 houses a VME RORA INTERRUPTER D08(o) type. This means that:
•
it responds to 8 bit, 16 bit and 32 bit interrupt acknowledge cycles providing an 8-bit
STATUS/ID on the VME data lines D00..D07;
•
it removes its interrupt request when some on board registers are accessed by a VME
MASTER (RORA: Release On Register Access).
5.2. INTERRUPT LEVEL
The interrupt level corresponds to the value stored in the Interrupt Level & VETO
register <2..0>. the
register is available at the VME address Base + % 06.
5.3. INTERRUPT STATUS/ID
The interrupt STATUS/ID is 8 bit wide, and it is contained in the Interrupt Vector register<7..0>
(address Base + % 04).
5.4. INTERRUPT REQUEST RELEASE
The V560 INTERRUPTER removes its interrupt request in these cases:
•
by accessing the address Base + % 0C (Clear VME interrupt);
•
by accessing the address Base + % 50 (Clear Scales);
•
by pushing the front panel push-button "MAN CLR";
•
by generating the VME signal SYSRES.
5.5. ENABLE/DISABLE INTERRUPT GENERATION
It is possible to enable/disable the Mod. V560 interrupt generation in the following way.
enable:
by accessing the address Base + % 08 (Enable VME Interrupt);
disable:
by accessing the address Base + % 0A (Disable VME Interrupt);
by accessing the address Base + % 50 (Clear Scales);
by pushing the front panel push-button "MAN CLR";
by generating the VME signal SYSRES.
5.6. INTERRUPT SEQUENCE
If the VME interrupt generation is enabled (access to the address Base + % 08):
{