Publication No. 981050 REV. A
PXIe-1209 User Manual
Astronics Test Systems
Identification and Configuration Registers 6-3
Interrupt Control
PXIe-
1209
Reg. 02
Bit
15
14
13
12
11
10 9 8 7 6 5 4 3 2 1 0
Write
MIEN
- - - - - - IT - - - - - -
BIEN
RIEN
Read
MIEN
0
VL4X VL2X DL4X DL2X
0
IT
0
0
EOB RDI
0
0
BIEN RIEN
MIEN
Master Interrupt Enable (0 = disabled (default), 1 = enable)
VL4X
Internal VCXO 4X DLL Lock (0 = locked, 1 = not locked)
1
VL2X
Internal VCXO 2X DLL Lock (0 = locked, 1 = not locked)
1
DL4X
Internal DDS 4X DLL Lock (0 = locked, 1 = not locked)
1
DL2X
Internal DDS 2X DLL Lock (0 = locked, 1 = not locked)
1
IT
Interrupt Type (0 = Type A, software-end-of-interrupt (default), 1 = Type C,
hardware-end-of-interrupt)
EOB
End of Burst (1 = EOB occurred (write a 1 to this bit to clear))
RDI
Ready Interrupt (1 = Ready bit went high (write a 1 to this bit to clear))
BIEN
End of Burst Interrupt Enable (0 = disabled (default), 1 = enabled)
RIEN
Ready Interrupt Enable (0 = disabled (default), 1 = enabled)
Notes:
1. These bits are for diagnostic purposes only. They indicate proper locking of the internal DLL
clocks. DDS locking (DL2X & DL4X) will not occur when FGM = 0 (direct DDS mode).
2. When using Type C interrupts (IT = 1), the interrupt pending bits 7-0 are presented as the
interrupt vector during the interrupt acknowledge cycle. The interrupt is also disabled and
must be re-enabled during the interrupt service routine.
Содержание PXIe-1209
Страница 22: ......