ADM-SDEV-BASE/XCKU060 User Manual
V1.0 - 27th November 2018
3.7 Memory Interfaces
The ADA-SDEV-BASE has a single SODIMM socket, capable of supporting a DDR3 (with ECC) SODIMM
module, spread across 3 FPGA IO banks (66/67/68).
The memory banks are arranged for compatibility with the Xilinx Memory Interface Generator (MIG).
DRAM
Banks
Shows the FPGA banks used. Full details of the interface, signaling standards and an example design
are provided in the ADA-SDEV-BASE SDK.
Kintex Ultrascale
Bank
67
DDR SODIMM
400MHz
REFCLK
Bank
68
Bank
66
200MHz
IDELAYCLK
Figure 8 : DRAM Banks
Page 17
Functional Description
ad-ug-1360_v1_0.pdf