Agilent Technologies E3646A, Руководство пользователя, Страница: 112 / 211

Chapter 4 Remote Interface Reference
Status Reporting Commands
112
Status Reporting Commands
See diagram ‘‘SCPI Status System’’, on page 104 in this chapter for detailed
information of the status register structure of the power supply.
SYSTem:ERRor?
Query the power supply’s error queue. A record of up to 20 errors is stored in the
power supply’s error queue. Errors are retrieved in first-in-first-out (FIFO) order. The
first error returned is the first error that was stored. When you have read all errors
from the queue, the
ERROR
annunciator turns off and the errors are cleared. See
‘‘ Error Messages ’’, starting on page 125 for more details.
STATus:QUEStionable[:EVENt]?
Query the Questionable Status Event register. The power supply returns a decimal
value which corresponds to the binary-weighted sum of all bits in the register.
STATus:QUEStionable:ENABle <enable value>
Enable bits in the Questionable Status Enable register. The selected bits are then
reported to the Status Byte.
STATus:QUEStionable:ENABle?
Query the Questionable Status Enable register. The power supply returns a binary-
weighted decimal representing the bits set in the enable register.
STATus:QUEStionable:INSTrument[:EVENt]?
Query the Questionable Instrument Event register. The power supply returns a decimal
value which corresponds to the binary-weighted sum of all bits in the register and
clears the register.
STATus:QUEStionable:INSTrument:ENABle <enable value>
Set the value of the Questionable Instrument Enable register. This register is a mask
for enabling specific bits from the Questionable Instrument Event register to set the
Instrument Summary bit (ISUM, bit 13) of the Questionable Status register. The
“ISUM” bit of the Questionable Status register is the logical OR of all the
Questionable Instrument Event register bits that are enabled by the Questionable
Instrument Enable register.
STATus:QUEStionable:INSTrument:ENABle?
Return the value of the Questionable Instrument Enable register.