Agilent Technologies E2259A, Руководство пользователя и программирования, Страница: 24 / 52

Using the Breadboard 21
Using the Write
Decoder Lines
You can use the eight Write Decoder lines (WP0 - WP7) as latch select lines
to expand for more output registers. Table 2-2 lists the Read/Write Decoder
Register Addresses and the corresponding WP and RP lines.
Figure 2-1 shows the timing required to write output data using one of the
Read/Write Decoder Registers and the corresponding WP Line. You only
have access to the DBEN*, LAT*, WPn, and BUSY control lines; the other
control line waveforms (SYSCLK, DS0*, etc.) are provided for reference
information only.
•
WPn has the same timing as LAT* when writing to the corresponding
register address.
•
There is no BUSY signal when writing to addresses other than14H in
A24 memory space.
•
MD15-MD0 are latched to latches on the rising edge of WPn.
Figure 2-2 shows an example of using the WP0 Decoder Line to serve as a
device latch signal.
To create an expanded register, write a data value to the appropriate
Read/Write Decoder Register. For example, to use the circuit in Figure 2-2,
you would write a 16-bit data value to the WP0 register (address 20
h
in A24
memory).
Table 2-2. Read/Write Decoder Lines and Register Addresses
WP / RP Line Register Address WP / RP Line Register Address
WP0/ RP0 20
h
in A24 Memory WP4 / RP4 28
h
in A24 Memory
WP1 / RP1 22
h
in A24 Memory WP5 / RP5 2A
h
in A24 Memory
WP2 / RP2 24
h
in A24 Memory WP6 / RP6 2C
h
in A24 Memory
WP3 / RP3 26
h
in A24 Memory WP7 / RP7 2E
h
in A24 Memory
Figure 2-2. Using the Write Decoder Line WP0
A
H
Q
1
Q
8
74574 Register
Data Lines MD00 - MD15
WP0
Data Output Lines