
IGLOO PLUS Board Demo
52
IGLOO PLUS Starter Kit User’s Guide
Demo 2 – OLED Interface Demonstration
This demo includes a simple Roulette game provided by Avnet Memec that demonstrates control and operation of the
OLED display.
1.
Press SW1 to begin a bet and press SW1 again to stop at the number you want to bet on.
2.
Once you have selected your number, press SW2 to spin. Your results will display in the OLED.
3.
Continue with steps 1 and 2 to bet and play again.
Demo 3 – Simple Flash*Freeze Demonstration
This demo demonstrates the IGLOO PLUS FPGA’s ability to save power while holding internal logic state during
Flash*Freeze mode.
1.
Enter Flash*Freeze mode by switching the F*F switch to ON.
• In Flash*Freeze mode, observe the LEDs D[1:8] retain the last state they were driven to when Flash*Freeze mode
was asserted. They may be weakly ON, since they are driven by the weak hold state resistors.
• The OLED will remain on, since it is self-powered.
• See Demo 4 below for the settings and states of LEDs D[13:15] during Flash*Freeze mode.
2.
Exit Flash*Freeze mode by switching the F*F switch to OFF.
• After exiting Flash*Freeze mode, LEDs D[3:8] resume counting from the count value prior to entering
Flash*Freeze mode.
3.
To measure power of the FPGA core during and after Flash*Freeze mode, simply remove jumper J12 and use a
multimeter capable of reading μA current across J12.
Demo 4 – Flash*Freeze Variant: Configuration Settings of Demo Design
One feature of the IGLOO PLUS FPGA family is the ability to hold input and output states during Flash*Freeze
mode. This demonstration will showcase this feature by displaying the result of various input and output hold
configurations.
In this portion of the design, two inputs named FET Switch 1 and FET Switch 2 are used to drive different logic values
into the FPGA. FET Switch 1 directly drives FET LED D13 and FET Switch 2 directly drives FET LED D14 and
FET LED D15. FET switches are used on this board to provide the required current to drive the LEDs when the
FPGA is in Flash*Freeze mode. FETs are not required to enter Flash*Freeze mode or to take advantage of the I/O hold
state feature. The FPGA configurations of the inputs and outputs of this circuit are described in
Table 6-2
and
Table 6-3
on page 53
.
Table 6-2 · FET Input Configuration in Demo Design
Name
I/O Hold
Internal Weak
Resister Pull
Description
FET Switch 1
Enabled
Down
Drives FET LED D13 directly
FET Switch 2
Disabled
Down
Drives FET LED D14 and D15 directly
electronic components distributor
Содержание IGLOO PLUS Starter Kit
Страница 1: ...IGLOO PLUS Starter Kit User s Guide Downloaded from Elcodis com electronic components distributor...
Страница 6: ...Downloaded from Elcodis com electronic components distributor...
Страница 14: ...Downloaded from Elcodis com electronic components distributor...
Страница 50: ...Downloaded from Elcodis com electronic components distributor...
Страница 56: ...Downloaded from Elcodis com electronic components distributor...
Страница 61: ...Downloaded from Elcodis com electronic components distributor...