background image

USB Audio 2.0 Reference Design, XS1-L1 Edition Hardware Manual (1.0) 17/18

A

XC-6 USB AUDIO

SEPT 14 2009

CODEC

1

1

A3

SHEET NAME

PROJECT NAME

REV

DATE

SIZE

OF

SHEET

Copyright (c) 2009 XMOS Ltd.

C54

100N

C43

10U

+4V3A

100N

C55

+3V3

SDOUT

MDIV2

RST_N

SDIN

SCLK

LRCK

+3V3

10K

R37

C41

10U

10K

R35

2N2

C49

R36

10K

C50

2N2

R42

470R

10U

C42

C44

10U

R39

4K7

R32

3K3

C46

220P

3K3

R33

4K7

R40

470R

R41

220P

C45

10U

C39

10U

C40

C51

100N

100N

C52

47U

C48

+3V3

47K

R34

+4V3A

1R

R30

CS4270

U13

7

9

10

11

14

16

15

19

18

21

24

8

5

22

23

17

20

6

12

3

1

13

4

2

LRCK

SCLK

MDIV2

SDIN

MCLK

MDIV1

DGND

AGND

VQ

AOUTB

AOUTA

VD

VLC

MUTEB_N

MUTEA_N

FILTP

VA

AINA

AINB

RST_N

I2S/LJ_N

M0

M1

SDOUT

MCLK

100P

C47

6K8

R31

2K7

R38

100N

C53

+4V3A

TPS73001

U14

5

2

4

1

6

3

EN

OUT

IN

NR

GND

FB

2U2

C56

4U7

C38

+5V

SJ-3523-SMT

J5

3

2

1

J6

SJ-3523-SMT

3

2

1

NC

NC

MDIV PINS SELECT CLOCK RATIOS. SEE PAGE 23 OF DATASHEET.

I2S/LJ_N PULLED HIGH : I2S INTERFACE FORMAT.

M1 = 0 : NOT USED IN STAND ALONE SLAVE MODE

M0 = 0 : DE-EMPHASIS OFF

SDOUT PULLED LOW BY 47K - SLAVE MODE

CODEC DEFAULTS TO STAND ALONE MODE

4V3A LDO REGULATOR

VOUT = 1.225 * (1 + 6K8/2K7) = 4.31V

VREF = 1.225V

www.xmos.com

Downloaded from 

Elcodis.com

 

electronic components distributor

 

Summary of Contents for XS1-L1

Page 1: ...Audio 2 0 Reference Design XS1 L1 Edition Hardware Manual Version 1 0 Publication Date 2009 10 05 Copyright 2009 XMOS Ltd All Rights Reserved Downloaded from Elcodis com electronic components distribu...

Page 2: ...1 2896MHz Passive LPF Passive LPF 3 5mm Stereo TRS Jack 3 5mm Stereo TRS Jack Optical Digital Audio Transmitter USB High Speed 480Mb s ULPI 5V VBus CODEC Analogue Supply L1 Core Supply 3V3D I2S Analog...

Page 3: ...ches and two LEDs for programmable use The diagram below shows the layout of the main components on the board H B M N B J L I I K C F E E D H G A A XS1 L1 Device H Push Button Switch B USB Connector T...

Page 4: ...o 30 75 This results in a core clock frequency of 399 75MHz and an I O reference clock frequency of 99 9375MHz 2 2 Reset A supply voltage supervisor connected to the 1V0 core supply is used to provide...

Page 5: ...t no serial configuration interface is required The digital audio interface is set to I2 S mode with all clocks being inputs slave mode The CODEC has three internal modes depending on the sampling rat...

Page 6: ...displayed below OUT IN A simple passive ac coupling and low pass filter circuit is used on input and output The circuit is configured so that the audio output will produce approximately 1VRMS 0dBV fo...

Page 7: ...I mode Three of these ports are shared with I2 S digital audio signals therefore the FLASH cannot be accessed at the same time as digital audio is playing When accessing the SPI FLASH the CODEC is hel...

Page 8: ...w Signal Pin Description TRST_N 3 JTAG Test Reset Active low TMS 7 JTAG Test Mode Select TCK 9 JTAG Test Clock TD1 5 JTAG Test Data From debug adapter to XS1 L1 TD2 13 JTAG Test Data From XS1 L1 to de...

Page 9: ...re connected to two 1 bit ports the mapping of which can be seen in the port map The port will go logic low when the button is pressed 9 User LEDs I The board provides two user LEDs that can be driven...

Page 10: ...ed by the USB3318 USB transceiver A low noise LDO regulator is used to generate the analogue supply for the Audio CODEC The CODEC offers higher audio performance at higher supply voltages so the volta...

Page 11: ...r standard canned oscillators could also be used The oscillator design is a simple Pierce oscillator using an unbuffered inverter as the amplifying component The MCLK_SEL signal selects which of the t...

Page 12: ...DEC_SCLK 4 P1C0 SPI_CLK CODEC_LRCK 5 NA CODEC_MCLK 6 P32A2 MCLK_SEL 7 P32A1 CODEC_RST_N 8 NA GND 9 P1L0 SPDIF_TX 10 NA SPDIF_OUT 11 P32A6 XD55 12 P32A7 XD56 13 P32A8 XD57 14 P32A9 XD58 15 P32A10 XD61...

Page 13: ...XD14 P4C0 P8B0 ULPI_DATA 0 7 XD15 P4C1 P8B1 XD16 P4D0 P8B2 XD17 P4D1 P8B3 XD18 P4D2 P8B4 XD19 P4D3 P8B5 XD20 P4C2 P8B6 XD21 P4C3 P8B7 XD22 P1G0 ULPI_DIR XD23 P1H0 ULPI_CLK XD24 P1I0 CODEC_ADC_DATA XD2...

Page 14: ...TP3 TP4 CLOCK_GEN CLK_13M MCLK_SEL MCLK MCLK_BUF1 MCLK_BUF2 CODEC SDOUT MDIV2 RST_N SDIN SCLK LRCK MCLK NC7SZ175 U1 2 4 5 6 1 3 D CP C_N VCC Q GND D Q C 3V3 3V3 3V3 C1 100N TP5 TP6 LEDB GREEN 3V3 R1 1...

Page 15: ...0D36 X0D37 X0D38 X0D39 X0D40 X0D41 X0D42 X0D43 X0D49 X0D50 X0D51 X0D52 X0D53 X0D54 X0D55 X0D56 X0D57 X0D58 X0D61 X0D62 X0D63 X0D64 X0D65 X0D66 X0D67 X0D68 X0D69 X0D70 X0D35 IO HEADER_RA J4 20 18 19 17...

Page 16: ...138 2 1 3 D G S R24 10K C34 33P 2M2 R20 X2 24M576 HC49US 33P C35 BSS138 Q3 2 1 3 D G S 10K R25 11M2896 HC49US X3 1K R22 3V3 MCLK_SEL NC7SZ157 U11 2 4 5 6 1 3 I0 I1 S VCC Q GND 0 1 U9 NC7SZU04 3 5 2 4...

Page 17: ...19 18 21 24 8 5 22 23 17 20 6 12 3 1 13 4 2 LRCK SCLK MDIV2 SDIN MCLK MDIV1 DGND AGND VQ AOUTB AOUTA VD VLC MUTEB_N MUTEA_N FILTP VA AINA AINB RST_N I2S LJ_N M0 M1 SDOUT MCLK 100P C47 6K8 R31 2K7 R38...

Page 18: ...se the XMOS Tools to program XMOS event driven processor devices The most up to date information on the board including schematics and product datasheets is available from http www xmos com usbaudio2...

Reviews: