Xilinx LogiCORE IP Video In to AXI4-Stream v1.0 Product Manual Download Page 19

Page: 19 / 32

Video In to AXI4-Stream

www.xilinx.com

PG043 April 24, 2012

General Design Guidelines

Clocking

There are two clocks used in this core.

• Video input pixel clock
• AXI4-Stream clock

The video input clock corresponds to the video line standard used on the input. It is part of

the video line standard and is used by both the Video In to AXI4-Stream core and by the

corresponding Video Timing Controller core that is used to detect video timing.

The AXI4-Stream clock (aclk) is part of the AXI4-Stream bus. To minimize buffering

requirements, this clock should be of equal or higher frequency than the video input clock.

This clock can be slower than the video input clock, in which case, additional buffering is

required to store pixels so that lines can be input at the burst rate of the video clock. This

is discussed in the

Buffer Requirements

section. At a minimum, the aclk frequency must be

higher than the average pixel rate.

Resets

There are two external resets provided: rst, which resets the entire core, and aresetn, which

resets the AXI4-Stream interface. Both resets cause the FIFO to be reset. When asserted, the

reset should be held for least two clock periods of the lowest frequency clock.

X-Ref Target - Figure 4-1

Figure 4-1:

Example of ACLK Routing and AXI4-Stream Interconnect

S?AXIS?VIDEO?TDATA
S?AXIS?VIDEO?TVALID
S?AXIS?VIDEO?TREADY
S?AXIS?VIDEO?TLAST
S?AXIS?VIDEO?TUSER

ACLK
ACLKEN
ARESETN

M?AXIS?VIDEO?TDATA

M?AXIS?VIDEO?TVALID

M?AXIS?VIDEO?TREADY

M?AXIS?VIDEO?TLAST

M?AXIS?VIDEO?TUSER

6IDEO)0 h3OURCE v

S?AXIS?VIDEO?TDATA
S?AXIS?VIDEO?TVALID
S?AXIS?VIDEO?TREADY
S?AXIS?VIDEO?TLAST
S?AXIS?VIDEO?TUSER

VTG?ACT?VID

VTG?HSYNC

VTG?VBLANK

VTG?HBLANK

VTG?VSYNC

VIDEO?DATA

VIDEO?DE

VIDEO?VSYNC

VIDEO?HSYNC

VIDEO?VBLANK

VIDEO?HBLANK

VTG?CE

!8)3TREAMTO6IDEO/UT

ACLKEN

ACLK

ARESETN

ACTIVE?VIDEO?OUT

VBLANK?OUT

HBLANK?OUT

VSYNC?OUT

HSYNC?OUT

6IDEO4IMING#ONTROLLER GENERATOR

GEN?CLKEN

ACLK

ACLKEN

ARESETN

Summary of Contents for LogiCORE IP Video In to AXI4-Stream v1.0

Page 1: ...Video In to AXI4 Stream v1 0 Product Guide PG043 April 24 2012...

Page 2: ...ion 9 Core Interfaces and Register Space 10 Chapter 3 Customizing and Generating the Core Graphical User Interface GUI 16 Chapter 4 Designing with the Core General Design Guidelines 18 System Consider...

Page 3: ...il 24 2012 I O Standard and Placement 28 Chapter 6 Detailed Example Design Appendix A Additional Resources Xilinx Resources 30 Solution Centers 30 References 30 Technical Support 31 Ordering Informati...

Page 4: ...clock boundary crossing between video clock domain and AXI4 Stream clock domain Selectable FIFO depth from 64 8192 locations Selectable input data width of 8 64 bits LogiCORE IP Video In to AXI4 Strea...

Page 5: ...sync Hsync Vbank Hblank and DE Any of these sets of signals is sufficient for the operation of the Video In to AXI4 Stream core The particular choice is important to the VTC detector so the generation...

Page 6: ...to the axis_enable input of the Video In to AXI4 Stream core in order to inhibit the AXI4 Stream bus when the video input is missing or unstable Feature Summary The Video In to AXI4 Stream core conver...

Page 7: ...parallel clocked video sources DVI HDMI Image Sensors Other clocked parallel video sources Licensing The Video In to AXI4 Stream core is provided at no cost with the Xilinx tools Use of it is covered...

Page 8: ...k frequency can vary The maximum achievable clock frequency and all resource counts can be affected by other tool options additional logic in the FPGA device using a different version of Xilinx tools...

Page 9: ...O will go empty after the EOL on each line If Faclk is less than Fvclk additional buffering is required The FIFO must be large enough to handle the differential in the rate that pixels are coming in o...

Page 10: ...Width FIFO Depth LUTs FFs RAM 36 18 Fmax MHz 8 32 83 104 0 0 337 24 1024 120 161 1 0 309 64 8192 221 262 16 1 309 Table 2 3 Virtex 6 Data Width FIFO Depth LUTs FFs RAM 36 18 Fmax MHz 8 32 79 104 0 0 3...

Page 11: ...el Signaling Interface 6IDEO N TO 8 3TREAM S AXIS VIDEO TDATA S AXIS VIDEO TVALID S AXIS VIDEO TREADY S AXIS VIDEO TLAST M AXIS VIDEO TDATA M AXIS VIDEO TVALID M AXIS VIDEO TREADY M AXIS VIDEO TLAST M...

Page 12: ...s_video_tdata LOW Table 2 8 Port Name I O Width Description Signal Name Direction Width Description vtd_vsync Out 1 Vertical synch video timing signal vtd_hsync Out 1 Horizontal synch video timing sig...

Page 13: ...rising edges on the ACLK pin Internal states are maintained and output signal levels are held until ACLKEN is asserted again When ACLKEN is de asserted core AXI4 Stream inputs are not sampled except A...

Page 14: ...ve that can immediately accept data qualified by m_axis_video_tvalid should pre assert its m_axis_video_tready signal until data is received Alternatively m_axis_video_tready can be registered and dri...

Page 15: ...Video In to AXI4 Stream www xilinx com 15 PG043 April 24 2012 Product Specification Core Interfaces and Register Space X Ref Target Figure 2 3 Figure 2 3 Use of EOL and SOF Signals...

Page 16: ...h the CORE Generator GUI This section provides a quick reference to parameters that can be configured at generation time The GUI displays a representation of the IP symbol on the left side and the par...

Page 17: ...components 1 4 is multiplied by the component width to determine the width of the video data bus v_data In turn this width is rounded up to the nearest factor of 8 to determine the width of the AXI4...

Page 18: ...ng signals The set of timing signals used should be those required by the VTC detector See the PG016 Video Timing Controller Product Guide for more details For the Video In to AXI4 Stream core the dat...

Page 19: ...inimum the aclk frequency must be higher than the average pixel rate Resets There are two external resets provided rst which resets the entire core and aresetn which resets the AXI4 Stream interface B...

Page 20: ...n Fvclk additional buffering is required The FIFO must store enough pixels to supply pixels continuously throughout the active line Additionally due to phasing requirements the horizontal active perio...

Page 21: ...ing edge of DE however it additionally requires knowledge of the vertical timing to identify the first line This is done using the logical or OR vsync and vblank The falling edge of either of these in...

Page 22: ...use case of reads when the FIFO is empty It also has pointer inhibiting logic to prevent pointer crossings on underflow and overflow This asynchronous nature of the FIFO presents challenges for the f...

Page 23: ...the read logic is simple with binary pointers but impractical with gray code pointers Clock Domain Crossing of Pointers The synchronization and handshaking for pointers is shown in detail in Figure 4...

Page 24: ...states request and acknowledge The request state is when Req and Ack are not equal and acknowledge is when they are equal This sample and hold method with handshaking delays the capture of the pointe...

Page 25: ...from the FIFO as invalid The data output however will not change Thus when a read occurs to an empty FIFO the invalid flag read_error is set and the read pointer does not increment In this way the EO...

Page 26: ...tal blanking period At the end of each line the EOL must be flushed through from the FIFO to the output registers This is done so that the downstream core can access the complete line without having t...

Page 27: ...TS_vid_in_clk PERIOD vid_in_clk 150 MHz HIGH 50 NET aclk TNM_NET aclk TIMESPEC TS_aclk PERIOD aclk 150 MHz HIGH 50 TIMESPEC TS_vid_in_clk_to_aclk FROM vid_in_clk TO aclk TIG TIMESPEC TS_aclk_to_vid_i...

Page 28: ...e no specific Clock placement requirements for this core Banking There are no specific Banking rules for this core Transceiver Placement There are no Transceiver Placement requirements for this core I...

Page 29: ...Video In to AXI4 Stream www xilinx com 29 PG043 April 24 2012 Chapter 6 Detailed Example Design No example design is available at the time for the LogiCORE IP Video In to AXI4 Stream v1 0 core...

Page 30: ...s glossary pdf For a comprehensive listing of Video and Imaging application notes white papers reference designs and related IP cores see the Video and Imaging Resources page at http www xilinx com es...

Page 31: ...Answer Record that contains the Release Notes and Known Issues list for the core being used The following information is listed for each version of the core New Features Resolved Issues Known Issues O...

Page 32: ...ult of any action brought by a third party even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same Xilinx assumes no obligation to correct any...

Search results

Summary of Contents for LogiCORE IP Video In to AXI4-Stream v1.0

Reviews:

Related manuals for LogiCORE IP Video In to AXI4-Stream v1.0

Brands by name

Popular brands

Xilinx LogiCORE IP Video In to AXI4-Stream v1.0, Product Manual

Search results

Summary of Contents for LogiCORE IP Video In to AXI4-Stream v1.0

Reviews:

Related manuals for LogiCORE IP Video In to AXI4-Stream v1.0

Brands by name

Popular brands