58
www.xilinx.com
Ethernet AVB Endpoint User Guide
UG492 September 21, 2010
Chapter 6:
Ethernet AVB Endpoint Transmission
Error Free Legacy Frame Transmission
Figure 6-1
illustrates the timing of a normal frame transfer. When the legacy client initiates
a frame transmission, it places the first column of data onto the
legacy_tx_data[7:0]
port and asserts a logic 1 onto
legacy_tx_data_valid
. After the Ethernet AVB
Endpoint core reads the first byte of data, it asserts the
legacy_tx_ack
signal. On the
next and subsequent rising clock edges, the client must provide the remainder of the data
for the frame. The end of frame is signalled to the core by taking the
legacy_tx_data_valid
to logic 0.
X-Ref Target - Figure 6-1
Figure 6-1:
Normal Frame Transmission across the Legacy Traffic Interface
tx_clk
legacy_tx_data[7:0]
legacy_tx_data_valid
legacy_tx_ack
legacy_tx_underrun
DA
SA
DATA
L/T
tx_clk_enable
Summary of Contents for LogiCORE Endpoint v2.4
Page 1: ...LogiCORETM IP Ethernet AVB Endpoint v2 4 User Guide UG492 September 21 2010...
Page 8: ...8 www xilinx com Ethernet AVB Endpoint User Guide UG492 September 21 2010...
Page 12: ...12 www xilinx com Ethernet AVB Endpoint User Guide UG492 September 21 2010...
Page 16: ...16 www xilinx com Ethernet AVB Endpoint User Guide UG492 September 21 2010...
