144
www.xilinx.com
Ethernet AVB Endpoint User Guide
UG492 September 21, 2010
Chapter 15:
Detailed Example Design (Standard Format)
<component_name>/drivers/v2_04_a
Files for compiling the low-level drivers provided with the core
drivers/avb_v2_04_a/data
Data files for automatic integration into Xilinx Platform Studio
drivers/avb_v2_04_a/examples
An application example using the low-level driver files
drivers/avb_v2_04_a/src
Low-level driver source C files
Directory and File Contents
The core directories and their associated files are defined in the following tables.
<project directory>
The project directory contains all the CORE Generator software project files.
Table 15-1:
Project Directory
Name
Description
<project_dir>
<component_name>.ngc
Top-level netlist. This is instantiated by
the Verilog or VHDL example design.
<component_name>.v[hd]
Verilog or VHDL simulation model;
UniSim-based.
<component_name>.v{ho|eo}
Verilog or VHDL instantiation template
for the core.
<component_name>.xco
Log file that records the settings used to
generate a core. An XCO file is
generated by the CORE Generator
software for each core that it creates in
the current project directory. An XCO
file can also be used as an input to the
CORE Generator software.
<component_name>_flist.txt
List of files delivered with the core.
Back to Top
Summary of Contents for LogiCORE Endpoint v2.4
Page 1: ...LogiCORETM IP Ethernet AVB Endpoint v2 4 User Guide UG492 September 21 2010...
Page 8: ...8 www xilinx com Ethernet AVB Endpoint User Guide UG492 September 21 2010...
Page 12: ...12 www xilinx com Ethernet AVB Endpoint User Guide UG492 September 21 2010...
Page 16: ...16 www xilinx com Ethernet AVB Endpoint User Guide UG492 September 21 2010...
