Xerox 3150 - Phaser B/W Laser Printer, Service Manual

Page: 31 / 116

Summary of Product
Service Manual 4-9
4.3.1 ASIC (SPGPm)
■ ARM946ES
■ 32-bit RISC embedded processor core
■
16 KB instruction cache and 16 KB data cache
■ No tightly coupled memory
■
Memory protection unit and CP15 control program
■ Dual bus architecture for bus traffic distribution
■ AMBA high performance bus (AHB)
■
System bus with SDRAM
■ IEEE1284 compliant parallel port interface
■
Printer Video Controller for LBP engines
■ Graphic Execution Unit for banding support of printer languages
■
Printer Video Controller for LBP engines
■
PVC: Printer Video Controller without RET Algorithm
■ HPVC: Printer Video Controller with RET algorithm
(Line Memory and Lookup Table Memory: 512 x 8, 4096 x 16)
■ Engine Controller
■ Motor control unit
■
Motor speed lookup table memory (128 x 16 x 2)
■ Pulse width modulation unit
■
4 channels are supported
■ ADC interface unit
■
3 ADC Channels are available
■ ADC Core (ADC8MUX8) maximum clock frequency: 3 MHz
■
USB 2.0 Interface
■ Package: 272 pins PBGA
■
Power: 1.8 V(Core), 3.3 V(IO) power operation
■ Speed: 166 MHz core (ARM946ES) operation, 60 MHz bus operation
4.3.2 Memory
The board has Flash ROM and DRAM memory units. There are 2 SODIMM sockets to enable extra DRAM or Flash
ROM (PostScript option, not available in all countries) to be fitted.
4.3.3 Flash Memory
Flash memory stores the system software code. This can be updated by downloading the system program through the
PC Interface. PCL fonts are also stored in the flash memory.
■ Capacity: 2 MB
■
Access Time: 70 nsec