Winmate EAC Mini EACIL67, User Manual

Page: 32 / 72

32
EAC Mini EACIL67 IoT Gateway User Manual
BIOS Setting Description Setting Option Effect
ASPM
PCI Express Active State Power
Management setting Disabled/ L0s/
L1/ L0sL1/ Auto Set the parameters of
ASPM
L1 Substates PCI Express L1 Substate settings
Disabled/ L1.1/
L1.2/
L1.1 &L1.2
Set the parameters of L1
Substate
ACS
Configure Access Control Services
Extended Capability
Disabled/ Enabled Enable/ Disable ACS
URR
Configure PCI Express Unsupported
Request Reporting
Disabled/ Enabled Enable/ Disable URR
FER
Configure PCI Express Device Fatal
Error Reporting
Disabled/ Enabled Enable/ Disable FER
NFER
Configure PCI Express Device Non-
Fatal Error Reporting
Disabled/ Enabled Enable/ Disable NFER
CER
Configure PCI Express Device
Correctable Error Reporting
Disabled/ Enabled Enable/ Disable CER
CTO
Configure PCI Express Complation
Timer TO
Disabled/ Enabled Enable/ Disable CTO
SEFE
Configure Root PCI Express System
Error on Fatal Error
Disabled/ Enabled Enable/ Disable SEFE
SENFE
Configure Root PCI Express System
Error on Non-Fatal Error
Disabled/ Enabled Enable/ Disable SENFE
SECE
Configure Root PCI Express System
Error on Correctable Error
Disabled/ Enabled Enable/ Disable SECE
PMI SCI Configure PCI Express PMI SCI Disabled/ Enabled Enable/ Disable PMI SCI
Hot Plug
Configure PCI Express Hot Plug
settings
Disabled/ Enabled Enable/ Disable Hot Plug
PCI Speed Configure PCI Speed
Auto/ Gen 1/
Gen2
Set PCI Speed parameters
Transmitter
Half Swing
Configure Transmitter Half Swing Disabled/ Enabled
Enable/ Disable Transmitter
Half Swing
PCH PCIE LTR
Configure PCH PCIE Latency
Reporting settings Disabled/
Enabled Enable/ Disable PCH PCIE
LTR
Snoop Latency
Override Snoop Latency Override for PCH
PCIE
Disabled Disable Override
Manual Manually enter override values
Auto (Default) Maintain default BIOS flow
Non Snoop
Latency
Override
Non Snoop Latency Override for
PCH PCIE
Disabled Disable Override
Manual Manually enter override values
Auto (Default) Maintain default BIOS flow
PCIE LTR Lock PCIE LTR Configuration Lock
Disabled/
Enabled Enable/ Disable PCIE LTR
Lock
PCIE
Selectable
De-emphasis
When the link is operating at 5.0
GT/s speed, this bit select the
level of de-emphasis for an
Upstream component
1d -3.5dB, 0b -6dB
Disabled/
Enabled
Enable/ Disable PCIE
Selectable
De-emphasis