© Confidential
Page: 35 / 97
This document is the sole and exclusive property of WAVECOM. Not to be distributed or divulged without prior
written agreement.
WM_PRJ_Q2686_PTS_001-010
June 30, 2009
Q2686 Wireless CPU
®
CLK-cycle
Tload_lead
D1
D0
Tload_high
Tload_lag
Dx
Figure 5
: SPI Timing diagrams with LOAD signal, Mode 0, Master, 4 wires
3.4.1.4
SPI1 Bus: Pins description
Pins description
Signal
Pin
number
I/O
I/O
type
Reset
state
Description
Multiplexed
with
SPI1-CLK 23
O
2V8
Z
SPI
Serial
Clock
GPIO28
SPI1-IO 25
I/O
2V8
Z
SPI
Serial
input/output
GPIO29
SPI1-I 24
I
2V8
Z
SPI
Serial
input
GPIO30
SPI1-LOAD 22 O
2V8 Z
SPI
load
GPIO31
For Open drain, 2V8 and 1V8 voltage characteristics and Reset state definition, refer to Chapter
3.3, "Electrical information for digital I/O".
3.4.1.5
SPI2 Bus: Pins description
Pins description
Signal
Pin
number
I/O
I/O
type
Reset
state
Description
Multiplexed
with
SPI2-CLK
26
O
2V8
Z
SPI Serial Clock
GPIO32
SPI2-IO 27
I/O
2V8
Z
SPI
Serial
input/output GPIO33
SP2-I 29
I
2V8
Z
SPI
Serial
input
GPIO34
SPI2-LOAD 28 O
2V8 Z SPI
Load
GPIO35
See Chapter 3.3 “Electrical information for digital I/O” for Open drain, 2V8 and 1V8 voltage
characteristics and Reset state definition.