60
3
VMICPCI-7755 Product Manual
Timer 4 IRQ Clear (T4IC)
The Timer 4 IRQ Clear (T4IC) register is used to clear an interrupt caused by Timer 4.
Writing to this register, located at offset 0x3C from the address in BAR1, causes the
interrupt from Timer 4 to be cleared. This can also be done by writing a “0” to the
appropriate “Timer x Caused IRQ” field of the timer Control Status Register (CSR1).
This register is write only and the data written is irrelevant.
Summary of Contents for VMICPCI-7755
Page 2: ......
Page 4: ......
Page 10: ...10 ...
Page 12: ...12 ...
Page 14: ...14 ...
Page 24: ...VMICPCI 7755 Product Manual 24 ...
Page 27: ...27 Hardware Setup 1 Figure 1 1 VMICPCI 7755 PMC and Jumper Locations PMC 1 PMC 2 ...
Page 36: ...36 1 VMICPCI 7755 Product Manual ...
Page 68: ...68 3 VMICPCI 7755 Product Manual ...
Page 70: ...70 4 VMICPCI 7755 Product Manual ...
Page 84: ...84 A VMICPCI 7755 Product Manual ...
Page 96: ...96 B VMICPCI 7755 Product Manual ...
Page 112: ...112 C VMICPCI 7755 Product Manual ...
Page 118: ...118 D VMICPCI 7755 Product Manual ...