![background image](http://html.mh-extra.com/html/viewsonic/vlcds25973-4w/vlcds25973-4w_service-manual_1021324020.webp)
gm5110/5120 System Design Example
4. LVDS (THC63LVDM83A)
The THC63LVDM83A transmitter converts 28 bits of CMOS/TTL data into LVDS (Low Voltage Differential
Signaling)
data stream. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth
LVDS link. The
HC63LVDM83A can be programmed for rising edge or falling edge clocks through a dedicated pin.
The
THC63LVDF84A receiver converts the LVDS data streams back into 28 bits of CMOS/TTL data with falling
edge
clock. At a transmit clock frequency of 85MHz, 24 bits of RGB data and 4 bits of LCD timing and control data
(HSYNC, VSYNC, CNTL1, CNTL2) are transmitted at a rate of 595 Mbps per LVDS data channel.
17
ViewSonic
Corporation
Co
nfidential
-
Do
Not
Copy
VP912s/b
Summary of Contents for VLCDS25973-4W
Page 30: ...27 ViewSonic Corporation Confidential Do Not Copy VP912s b ...
Page 31: ...28 ViewSonic Corporation Confidential Do Not Copy VP912s b ...
Page 32: ...29 ViewSonic Corporation Confidential Do Not Copy VP912s b ...
Page 81: ...11 PCB Layout Diagrams 78 ViewSonic Corporation Confidential Do Not Copy VP912s b ...