VAR-320SBC Reference Guide
Copyright © 2008 Variscite
36
90 TSMY
I/O
TSI interface Y Minus
n/a
91 V_BATT
n/a
92 TSMX
I/O
TSI interface X Minus
n/a
93 DF_IO_0
I/O
DFI Data bus
n/a
94 TSPY
I/O
TSI interface Y Plus
n/a
95 DF_IO_1
I/O
DFI Data bus
n/a
96 WL_ACTIVE
O
WLAN activity Bluetooth co-existence output line.
n/a
97 DF_IO_2
I/O
DFI Data bus
n/a
98 nCS_2
O
Chip select for static memory on the data flash interface.
3
99 DF_IO_3
I/O
DFI Data bus
n/a
100
N.C.
n/a
101 DF_IO_4
I/O
DFI Data bus
n/a
102
N.C.
n/a
103 V_BATT
n/a
104 BT_STATE
I
Bluetooth state WLAN co-existence input line.
105 DF_IO_5
I/O
DFI Data bus
n/a
106 BT_PRIORITY
I
Bluetooth priority WLAN co-existence input line.
n/a
107 DF_IO_6
I/O
DFI Data bus
n/a
108 DF_CS1_N
O
DFI chip select 1
n/a
109 DF_IO_7
I/O
DFI Data bus
n/a
110 GND
n/a
111 DF_IO_8
I/O
DFI Data bus
n/a
112 CF_RESET
O
CF card reset
n/a
113 DF_IO_9
I/O
DFI Data bus
n/a
114 CF_CD_1n
CF card detect
n/a
115 V_BATT
n/a
116 CF_BVD1
O
CF card BVD1
n/a
117 DF_IO_10
I/O
DFI Data bus
n/a
118 CF_RDY
n/a
119 DF_IO_11
I/O
DFI Data bus
n/a
120 WLAN_WAKEUP
n/a
121 DF_IO_12
I/O
DFI Data bus
n/a
122 GND
n/a
123 DF_IO_13
I/O
DFI Data bus
n/a
124 RESET_OUT_N O
Reset out line from PXA320 to peripheral devices
n/a
125 DF_IO_14
I/O
DFI Data bus
n/a
126 SOFT_RST
I
Soft (GPIO) reset
n/a
127 V_BATT
n/a
128 NTRST
I
JTAG Test Reset
n/a
129 DF_IO_15
I/O
DFI Data bus
n/a
130 TDI
I
JTAG Serial data input
n/a
131 CODEC_MIC
I
Audio codec mic in
n/a
132 TMS
I
JTAG Test Mode Select
n/a
133 CODEC_BIAS
O
Audio codec mic bias voltage
n/a
134 GND
n/a
135 AUD_GND
O
Audio low noise output GND for MIC
n/a
136 TDO
O
JTAG Serial data output
n/a
137 AUD_GND
O
Audio low noise output GND for MIC
n/a
