![Toshiba CF35E50 Technical Training Manual Download Page 118](http://html.mh-extra.com/html/toshiba/cf35e50/cf35e50_technical-training-manual_1138360118.webp)
118
10. DSP CIRCUIT (DELAY)
Fig.1 5-11 shows the DSP circuit.
The DSP circuit delays the surround signal entered by a time
of digital delay determined for each mode and then outputs
the signal. The DSP circuit is controlled with 3 line-bus data
from the sub-microcomputer. The DSP circuit develops two
type of outputs; one for front addition and the other for rear
output. Details of the outputs are shown in Table 15-2.
Fig. 15-11
Bus data
Surround IN
(L-R)
LPF
LPF
Rear OUT
Front OUT
DSP
QD
YM7128B
DIN AD SCI XI XO
Ycc CH IN CY Lo Ro
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
Summary of Contents for CF35E50
Page 6: ...6 SECTION I OUTLINE ...
Page 13: ...13 7 CN32D90 BLOCK DIAGRAM ...
Page 16: ...16 SECTION II TUNER IF MTS S PRO MODULE ...
Page 24: ...24 SECTION III CHANNEL SELECTION CIRCUIT ...
Page 41: ...41 SECTION IV AUDIO OUTPUT CIRCUIT ...
Page 44: ...44 SECTION V A V SWITCHING CIRCUIT ...
Page 47: ...47 SECTION VI VIDEO PROCESSING CIRCUIT ...
Page 52: ...52 SECTION VII V C D IC ...
Page 55: ...55 SECTION VIII PIP MODULE ...
Page 58: ...58 SECTION IX SYNC SEPARATION H AFC H OSCILLATOR CIRCUITS ...
Page 63: ...63 SECTION X VERTICAL OUTPUT CIRCUIT ...
Page 69: ...69 SECTION XI HORIZONTAL DEFLECTION CIRCUIT ...
Page 85: ...85 SECTION XII DEFLECTION DISTORTION CORRECTION CIRCUIT Side DPC Circuit ...
Page 92: ...92 SECTION XIII CLOSED CAPTION EDS CIRCUIT ...
Page 98: ...98 SECTION XIV POWER CIRCUIT ...
Page 109: ...109 SECTION XV DSP CIRCUIT ...
Page 125: ...125 SECTION XVI FAILURE DIAGNOSIS PROCEDURES ...
Page 139: ......