background image

www.ti.com

TMS320DM355 Digital Media System-on-Chip (DMSoC)

SPRUED4— TMS320DM35x DMSoC Serial Peripheral Interface (SPI) Reference Guide This

document describes the serial peripheral interface (SPI) in the TMS320DM35x Digital Media
System-on-Chip (DMSoC). The SPI is a high-speed synchronous serial input/output port that allows
a serial bit stream of programmed length (1 to 16 bits) to be shifted into and out of the device at a
programmed bit-transfer rate. The SPI is normally used for communication between the DMSoC
and external peripherals. Typical applications include an interface to external I/O or peripheral
expansion via devices such as shift registers, display drivers, SPI EPROMs and analog-to-digital
converters.

SPRUED9— TMS320DM35x DMSoC Universal Asynchronous Receiver/Transmitter (UART)

Reference Guide This document describes the universal asynchronous receiver/transmitter
(UART) peripheral in the TMS320DM35x Digital Media System-on-Chip (DMSoC). The UART
peripheral performs serial-to-parallel conversion on data received from a peripheral device, and
parallel-to-serial conversion on data received from the CPU.

SPRUEE0— TMS320DM35x DMSoC Inter-Integrated Circuit (I2C) Peripheral Reference Guide This

document describes the inter-integrated circuit (I2C) peripheral in the TMS320DM35x Digital Media
System-on-Chip (DMSoC). The I2C peripheral provides an interface between the DMSoC and other
devices compliant with the I2C-bus specification and connected by way of an I2C-bus. External
components attached to this 2-wire serial bus can transmit and receive up to 8-bit wide data to and
from the DMSoC through the I2C peripheral. This document assumes the reader is familiar with the
I2C-bus specification.

SPRUEE2— TMS320DM35x DMSoC Multimedia Card (MMC)/Secure Digital (SD) Card Controller

Reference Guide This document describes the multimedia card (MMC)/secure digital (SD) card
controller in the TMS320DM35x Digital Media System-on-Chip (DMSoC). The MMC/SD card is
used in a number of applications to provide removable data storage. The MMC/SD controller
provides an interface to external MMC and SD cards. The communication between the MMC/SD
controller and MMC/SD card(s) is performed by the MMC/SD protocol.

SPRUEE4— TMS320DM35x DMSoC Enhanced Direct Memory Access (EDMA) Controller Reference

Guide This document describes the operation of the enhanced direct memory access (EDMA3)
controller in the TMS320DM35x Digital Media System-on-Chip (DMSoC). The EDMA controller's
primary purpose is to service user-programmed data transfers between two memory-mapped slave
endpoints on the DMSoC.

SPRUEE5— TMS320DM35x DMSoC 64-bit Timer Reference Guide This document describes the

operation of the software-programmable 64-bit timers in the TMS320DM35x Digital Media
System-on-Chip (DMSoC). Timer 0, Timer 1, and Timer 3 are used as general-purpose (GP) timers
and can be programmed in 64-bit mode, dual 32-bit unchained mode, or dual 32-bit chained mode;
Timer 2 is used only as a watchdog timer. The GP timer modes can be used to generate periodic
interrupts or enhanced direct memory access (EDMA) synchronization events and Real Time
Output (RTO) events (Timer 3 only). The watchdog timer mode is used to provide a recovery
mechanism for the device in the event of a fault condition, such as a non-exiting code loop.

SPRUEE6— TMS320DM35x DMSoC General-Purpose Input/Output (GPIO) Reference Guide This

document describes the general-purpose input/output (GPIO) peripheral in the TMS320DM35x
Digital Media System-on-Chip (DMSoC). The GPIO peripheral provides dedicated general-purpose
pins that can be configured as either inputs or outputs. When configured as an input, you can
detect the state of the input by reading the state of an internal register. When configured as an
output, you can write to an internal register to control the state driven on the output pin.

SPRUEE7— TMS320DM35x DMSoC Pulse-Width Modulator (PWM) Reference Guide This document

describes the pulse-width modulator (PWM) peripheral in the TMS320DM35x Digital Media
System-on-Chip (DMSoC).

SPRUEH7— TMS320DM35x DMSoC DDR2/Mobile DDR (DDR2/mDDR) Memory Controller

Reference Guide This document describes the DDR2 / mobile DDR memory controller in the
TMS320DM35x Digital Media System-on-Chip (DMSoC). The DDR2 / mDDR memory controller is
used to interface with JESD79D-2A standard compliant DDR2 SDRAM and mobile DDR devices.

6

Read This First

SPRUEE7A – May 2006 – Revised September 2007

Submit Documentation Feedback

Summary of Contents for TMS320DM35 Series

Page 1: ...TMS320DM35x Digital Media System on Chip DMSoC Pulse Width Modulator PWM Reference Guide Literature Number SPRUEE7A May 2006 Revised September 2007...

Page 2: ...2 SPRUEE7A May 2006 Revised September 2007 Submit Documentation Feedback...

Page 3: ...ulation Considerations 13 3 Registers 14 3 1 Pulse Width Modulator PWM Peripheral Identification Register PID 14 3 2 Pulse Width Modulator PWM Peripheral Control Register PCR 14 3 3 Pulse Width Modula...

Page 4: ...ulse Width Modulator PWM Period Register PER 17 11 Pulse Width Modulator PWM First Phase Duration Register PH1D 17 List of Tables 1 Pulse Width Modulator PWM Registers 14 2 Pulse Width Modulator PWM P...

Page 5: ...he functional specifications for the TMS320DM355 DMSoC SPRUFB3 TMS320DM355 ARM Subsystem Reference Guide This document describes the ARM Subsystem in the TMS320DM355 Digital Media System on Chip DMSoC...

Page 6: ...on between the MMC SD controller and MMC SD card s is performed by the MMC SD protocol SPRUEE4 TMS320DM35x DMSoC Enhanced Direct Memory Access EDMA Controller Reference Guide This document describes t...

Page 7: ...es the Real Time Out RTO controller in the TMS320DM35x Digital Media System on Chip DMSoC The following documents describe TMS320DM35x Digital Media System on Chip DMSoC that are not available by lite...

Page 8: ...where bit width of the period and first phase duration are both programmable The PWM has the following features 32 bit period counter 32 bit first phase duration counter 8 bit repeat counter for one...

Page 9: ...nfiguring the INACTOUT bit in the PWM configuration register CFG First phase active state During the first phase of an active PWM period the output signal is driven to the state defined in the P1OUT b...

Page 10: ...e level during the second phase When the prescribed number of RPT 1 periods of pulses expire the peripheral sends an interrupt to the system if the interrupt is enabled in CFG The PWM then becomes ina...

Page 11: ...evel during the second phase Once a period expires the next period starts When a period starts the PWM copies the period and first phase duration registers into a set of internal shadow registers and...

Page 12: ...phase duration to the PWM first phase duration register PH1D 3 If one shot mode will be used write the desired repeat value to the PWM repeat count register RPT 4 Configure the operating mode inactiv...

Page 13: ...er and Sleep Controller PSC The PSC acts as a master controller for power management for all of the peripherals on the device For detailed information on power management procedures using the PSC see...

Page 14: ...ion Register Section 3 7 The pulse width modulator PWM peripheral identification register PID contains identification data type class and revision for the peripheral PID is shown in Figure 5 and descr...

Page 15: ...se width modulator PWM configuration register CFG is shown in Figure 7 and described in Table 4 Figure 7 Pulse Width Modulator PWM Configuration Register CFG 31 18 17 16 Reserved OPST CURLEV R 0 R 0 R...

Page 16: ...d The pulse width modulator PWM start register START is shown in Figure 8 and described in Table 5 Figure 8 Pulse Width Modulator PWM Start Register START 31 16 Reserved R 0 15 1 0 Reserved START R 0...

Page 17: ...d register PER is shown in Figure 10 and described in Table 7 Figure 10 Pulse Width Modulator PWM Period Register PER 31 16 PER R W 0 15 0 PER R W 0 LEGEND R W Read Write n value after reset Table 7 P...

Page 18: ...irst Phase Duration Register PH1D Field Descriptions Bit Field Value Description 31 0 PH1D 0 FFFF FFFFh First phase duration is PH1D clock cycles 18 Pulse Width Modulator PWM Peripheral SPRUEE7A May 2...

Page 19: ...ce and is an unfair and deceptive business practice TI is not responsible or liable for any such statements TI products are not authorized for use in safety critical applications such as life support...

Reviews: