Public Version
www.ti.com
MMC/SD/SDIO Register Manual
Table 24-59. MMCHS_RSP76
Address Offset
0x11C
Physical Address
0x4809 C11C
Instance
MMCHS1
0x480A D11C
MMCHS3
0x480B 411C
MMCHS2
Description
Command response[127:96] Register
This 32-bit register holds bits positions [127:96] of command response type R2
Type
R
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
RSP7
RSP6
Bits
Field Name
Description
Type
Reset
31:16
RSP7
R1b (Auto CMD12 response): Command Response [39:24]
R
0x0000
R2: Command Response [127:112]
15:0
RSP6
R1b (Auto CMD12 response): Command Response [23:8]
R
0x0000
R2: Command Response [111:96]
Table 24-60. Register Call Summary for Register MMCHS_RSP76
MMC/SD/SDIO Functional Description
•
:
MMC/SD/SDIO Use Cases and Tips
•
:
MMC/SD/SDIO Register Manual
•
•
:
Table 24-61. MMCHS_DATA
Address Offset
0x120
Physical Address
0x4809 C120
Instance
MMCHS1
0x480A D120
MMCHS3
0x480B 4120
MMCHS2
Description
Data Register
This register is the 32-bit entry point of the buffer for read or write data transfers.
The buffer size is 32bits x256(1024 bytes). Bytes within a word are stored and read in little endian format.
This buffer can be used as two 512 byte buffers to transfer data efficiently without reducing the throughput.
Sequential and contiguous access is necessary to increment the pointer correctly. Random or skipped
access is not allowed. In little endian, if the local host accesses this register byte-wise or 16bit-wise, the
least significant byte (bits [7:0]) must always be written/read first. The update of the buffer address is done
on the most significant byte write for full 32-bit DATA register or on the most significant byte of the last word
of block transfer.
Example 1: Byte or 16-bit access
Mbyteen[3:0]=0001 (1-byte) => Mbyteen[3:0]=0010 (1-byte) => Mbyteen[3:0]=1100 (2-bytes) OK
Mbyteen[3:0]=0001 (1-byte) => Mbyteen[3:0]=0010 (1-byte) => Mbyteen[3:0]=0100 (1-byte) OK
Mbyteen[3:0]=0001 (1-byte) => Mbyteen[3:0]=0010 (1-byte) => Mbyteen[3:0]=1000 (1-byte) Bad
Type
RW
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
DATA
3441
SWPU177N – December 2009 – Revised November 2010
MMC/SD/SDIO Card Interface
Copyright © 2009–2010, Texas Instruments Incorporated