Public Version
www.ti.com
Camera ISP Functional Description
register address of the first data to read is aligned to a 32-byte boundary. The
read port fetches
[13:3] HWORDS of 64-bit words per line using the longest
possible burst computed from the
[7:5] BURST register and the remaining data to be
fetched. When the CCP2B receiver is configured to fetch more data than required, extra data are dropped
internally.
6.4.2.2.5.3 Camera ISP CSI1/CCP2B Video Port
The video port always receives unpacked data. It can be enabled using the
[2]
DST_PORT register. Its clock can be selected with the
[9:8] VP_OUT_CTRL register.
The data format used by the video port is defined by the
[26:24] DST_FORMAT
register. See
for a list of supported modes.
6.4.2.2.5.4 Camera ISP CSI1/CCP2B Encode, Pack, and Store Data
This stage is used only when data are sent to memory. Memory destination is selected using the
[2] DST_PORT register. The output data format is defined by the
[26:24] DST_FORMAT, and
[31] DST_PACK registers. Not all possible combinations
are supported. See
for details.
The destination address and offset for the output data of the memory channel are set by the
and
registers.
Because of alignment constraints on the interconnect port, the output image width restrictions in
apply.
Table 6-27. Camera ISP CSI1/CCP2B Output Width Restrictions in Memory-to-Memory Operation
Format
Bits/pix
Width Multiple of
(1)
Note
RAW6
8
1
Full 32-bit words are written at
the end of the line. This last
word can eventually include 0s.
RAW6 PACK
6
1
RAW7
8
1
RAW7 PACK
7
1
RAW8
8
1
RAW10
16
1
RAW10 PACK
10
16
RAW12
16
1
Same constraints as RAW8
RAW12 PACK
12
8
(1)
In continuous mode, lines must be multiples of 128 bits. In 2D mode, lines must start on 128-bit boundaries.
For example, when RAW6 packed data are written to memory, any output width is allowed. However, only
full 32-bit words are written to memory. This eventually overwrites some data in memory at the end of a
line.
The supported output width is restricted for packed RAW10 and RAW12 data because of the particular bit
ordering in those formats (see
).
When the DST_OFST is set to 0, start of lines will be aligned on 4-byte boundaries. When DST_OFST ! =
0, data are aligned on 32-byte boundaries.
NOTE:
The RAW6 and RAW7 data formats do not apply to the MIPI CSI1 compatible mode.
6.4.2.2.6 Camera ISP CSI1/CCP2B Image Data Operating Modes and Alignment Constraints
The CCP2B receiver interface has several image-data operating modes, summarized in
. The
"EXPx" formats (x = 8, 16, or 32) are used to expand data up to 8, 16, or 32 bits by padding data with 0s.
The Data Size Increase in Memory column indicates memory overhead versus format without data
expansion or/and DPCM compression.
1173
SWPU177N – December 2009 – Revised November 2010
Camera Image Signal Processor
Copyright © 2009–2010, Texas Instruments Incorporated