P4.0/P4MAP0
P4.1/P4MAP1
P4.2/P4MAP2
P4.3/P4MAP3
P4.4/P4MAP4
P4.5/P4MAP5
P4.6/P4MAP6
P4.7/P4MAP7
Direction
0: Input
1: Output
P4SEL.x
1
0
P4DIR.x
P4IN.x
EN
to Port Mapping Control
1
0
from Port Mapping Control
P4OUT.x
1
0
DV
SS
DV
CC
P4REN.x
Pad Logic
1
P4DS.x
0: Low drive
1: High drive
D
from Port Mapping Control
MSP430F5529, MSP430F5528, MSP430F5527, MSP430F5526
MSP430F5525, MSP430F5524, MSP430F5522, MSP430F5521
MSP430F5519, MSP430F5517, MSP430F5515, MSP430F5514, MSP430F5513
SLAS590M – MARCH 2009 – REVISED NOVEMBER 2015
www.ti.com
6.10.4 Port P4, P4.0 to P4.7, Input/Output With Schmitt Trigger
Table 6-49. Port P4 (P4.0 to P4.7) Pin Functions
CONTROL BITS OR SIGNALS
PIN NAME (P4.x)
x
FUNCTION
P4DIR.x
(1)
P4SEL.x
P4MAPx
P4.0/P4MAP0
0
P4.0 (I/O)
I: 0; O: 1
0
X
Mapped secondary digital function
X
1
≤
30
P4.1/P4MAP1
1
P4.1 (I/O)
I: 0; O: 1
0
X
Mapped secondary digital function
X
1
≤
30
P4.2/P4MAP2
2
P4.2 (I/O)
I: 0; O: 1
0
X
Mapped secondary digital function
X
1
≤
30
P4.3/P4MAP3
3
P4.3 (I/O)
I: 0; O: 1
0
X
Mapped secondary digital function
X
1
≤
30
P4.4/P4MAP4
4
P4.4 (I/O)
I: 0; O: 1
0
X
Mapped secondary digital function
X
1
≤
30
P4.5/P4MAP5
5
P4.5 (I/O)
I: 0; O: 1
0
X
Mapped secondary digital function
X
1
≤
30
P4.6/P4MAP6
6
P4.6 (I/O)
I: 0; O: 1
0
X
Mapped secondary digital function
X
1
≤
30
P4.7/P4MAP7
7
P4.7 (I/O)
I: 0; O: 1
0
X
Mapped secondary digital function
X
1
≤
30
(1)
The direction of some mapped secondary functions are controlled directly by the module. See
Table 6-7
for specific direction control
information of mapped secondary functions.
86
Detailed Description
Copyright © 2009–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links:
MSP430F5529 MSP430F5528 MSP430F5527 MSP430F5526 MSP430F5525 MSP430F5524
MSP430F5522 MSP430F5521 MSP430F5519 MSP430F5517 MSP430F5515 MSP430F5514 MSP430F5513
Summary of Contents for MSP430F5527
Page 123: ...D Max E Max 3 79 mm Min 3 79 mm Min 3 73 mm 3 73 mm ...
Page 124: ......
Page 125: ......
Page 126: ......
Page 127: ......