![background image](http://html.mh-extra.com/html/texas-instruments/cc2500/cc2500_manual_1097156074.webp)
CC2500
SWRS040C
Page 74 of 89
0x1A: BSCFG – Bit Synchronization Configuration
Bit
Field Name
Reset
R/W
Description
7:6
BS_PRE_KI[1:0]
1 (01)
R/W
The clock recovery feedback loop integral gain to be used before a
sync word is detected (used to correct offsets in data rate):
Setting
Clock recovery loop integral gain before sync word
0 (00)
K
I
1 (01)
2
K
I
2 (10)
3
K
I
3 (11)
4
K
I
5:4
BS_PRE_KP[1:0]
2 (10)
R/W
The clock recovery feedback loop proportional gain to be used
before a sync word is detected.
Setting
Clock recovery loop proportional gain before sync word
0 (00)
K
P
1 (01)
2
K
P
2 (10)
3
K
P
3 (11)
4
K
P
3
BS_POST_KI
1
R/W
The clock recovery feedback loop integral gain to be used after a
sync word is detected.
Setting
Clock recovery loop integral gain after sync word
0
Same as BS_PRE_KI
1
K
I
/2
2
BS_POST_KP
1
R/W
The clock recovery feedback loop proportional gain to be used after
a sync word is detected.
Setting
Clock recovery loop proportional gain after sync word
0
Same as BS_PRE_KP
1
K
P
1:0
BS_LIMIT[1:0]
0 (00)
R/W
The saturation point for the data rate offset compensation algorithm:
Setting
Data rate offset saturation (max data rate difference)
0 (00)
±0 (No data rate offset compensation performed)
1 (01)
±3.125% data rate offset
2 (10)
±6.25% data rate offset
3 (11)
±12.5% data rate offset
Summary of Contents for CC2500
Page 91: ...PACKAGE OPTION ADDENDUM www ti com 6 Feb 2020 Addendum Page 2 ...
Page 94: ......
Page 95: ......