Tekram Technology P5T30-B4, User Manual, Page: 28 / 42

MAINBOARD BIOS SETUP MAINBOARD BIOS SETUP
P5T30-B4 User’s Manual
26
DRAM Leadoff Timing - This Read_Leadoff/Write_Leadoff/RAS#_Precharge timing of
CPU clocks allowed before reads and writes to DRAM are performed. Slower leadoffs may
be required to support slower memories.
DRAM Read Burst (EDO/FP) - Sets the burst mode read timing for two different DRAM
types - (EDO/FP). Burst read and write requests are generated by the CPU in four separate
parts. The first part provides the location within the DRAM where the read or write is to
take place, while the remaining three parts provide the actual data. The lower the timing
numbers, the faster the system will address memory. *
x333/x444 timings is the default.
x222/x333 Read DRAM (EDO/FPM) timings are 2-2-2/3-3-3
x333/x444 Read DRAM (EDO/FPM) timings are 3-3-3/4-4-4
x444/x444 Read DRAM (EDO/FPM) timings are 4-4-4/4-4-4
DRAM Write Burst Timing - Sets the timing for burst mode writes from DRAM. Burst
read and write requests are generated by the CPU in four separate parts. The first part
provides the location within the DRAM where the read or write is to take place, while the
remaining three parts provide the actual data. The lower the timing numbers, the faster the
system will address memory. *
x333 timings is the default.
x222 Write DRAM timings are 2-2-2-2
x333 Write DRAM timings are 3-3-3-3
x444 Write DRAM timings are 4-4-4-4
Fast EDO Lead off - The item allows you to select the Fast EDO Lead Off or not to
enhance the performance.
Refresh RAS# Assertion - This item allows you to select the type of DRAM refresh clock
delay: 4 or 5 Clocks.
SDRAM (CAS Lat/RAS-to-CAS) - This item allows you to select the CAS# latency for all
SDRAM cycles and RAS# to CAS# delay: 2/2 or 3/3.
SDRAM Speculative Read - This item is capable of allowing a DRAM read request to be
generated slightly before the address has been fully decoded. This can reduce all read
latencies. More simply, the CPU will issue a read request and included with this request is
the place (address) in memory where the desired data is to be found. This request is
received by the DRAM controller. When it is enabled, the controller will issue the read
command slightly before it has finished determining the address.
System BIOS Cacheable - When Enabled , the Video BIOS cacheable will cause access to
the System BIOS addressed at F0000H to FFFFFH to be cached. * Disabled is the default.
Video BIOS Cacheable - When Enabled , the Video BIOS cacheable will cause access to
the video BIOS addressed at C0000H to C7FFFH to be cached. * Enabled is the default.