Supero SUPER 370SWD, User'S And Bios Manual

Page: 23 / 90

Chapter 1: Introduction
1-15
Introduction
1-2 Chipset Overview
Intel's 810 chipset was developed to bring new features to value PC plat-
forms. Integrated audio and graphics eliminate the cost of discrete compo-
nents and free up space for additional peripheral cards. These onboard
features are based on the AC'97 2.1 compliant link for audio and telephony
CODECs and the onboard graphics controller chip. The main bridge of the
810 is the Graphics and Memory Controller Hub (GMCH), which enables a
66 or 100 MHz front side bus speed. An I/O Hub Controller (ICH) integrates
PCI peripherals and I/O functions with a dedicated 33 MHz PCI bus. This
hub separates the I/O devices from the GMCH for improved performance.
The 810's accelerated hub interface provides a 266 MB/sec bandwidth be-
tween the GMCH and ICH for smoother-streaming video and audio.
Graphics Memory Controller Hub (GMCH)
The GMCH is the host bridge of the 810 chipset and provides the intercon-
nect between the SDRAM and the rest of the system logic. It includes a
system memory DRAM controller, which supports a 64-bit 100 MHz DRAM
array, and utilizes Direct AGP (integrated AGP) technology to create vivid
2D and 3D effects and images.
I/O Controller Hub (ICH)
The ICH is the I/O Controller Hub for the I/O subsystem and integrates many
of the functions required by today's PC platforms. It provides the interface
to the PCI Bus and communicates with the GMCH over a dedicated hub
interface. There are two versions of the ICH: the ICH and the ICH0. The
370SWD and 370SWT have the ICH version, which supports ATA66. The
370SWM has the ICH0, which supports ATA33.
Audio Modem Riser (AMR)
The AMR is a new modular specification that integrates the audio/modem
functions on the motherboard by assigning the analog I/O functions to a
riser card. Integration of the audio/modem function enhances system capa-
bilities while reducing costs. The AMR interface is based on an AC-link that
is compliant with Intel’s Audio Codec ’97 version 2.1 specification.