![background image](http://html.mh-extra.com/html/sony/hcd-cpz1dab/hcd-cpz1dab_service-manual_420606056.webp)
56
HCD-CPZ1DAB
MAIN BOARD IC301 M30624MGP-A59FPU0 (SYSTEM CONTROLLER)
Pin No.
Pin Name
I/O
Description
1
POWER
PROTECT2
I
AC input detection terminal
2
ST MUTE
O
Tuner muting on/off control signal output terminal "H": muting on
3
DR MUTE
O
System reset signal output to the motor/coil driver "L": reset
4
SIRCS
I
Remote control signal input terminal
5
MP3 DATA OUT
O
MP3 serial data output to the CD DSP
6
MP3 DATA IN
I
MP3 serial data input from the CD DSP
7
MP3-CLK
O
MP3 serial data transfer clock signal output to the CD DSP
8
BYTE
I
External data bus line byte selection signal input fixed at "L"
9
CNVSS
-
Processor mode switch terminal (for test)
10
XCIN
I
Sub system clock input terminal (32.768 kHz)
11
XCOUT
O
Sub system clock output terminal (32.768 kHz)
12
RESET
I
System reset signal input terminal "L": reset
For several hundreds msec. after the power supply rises, "L" is input, then it changes to "H"
13
XOUT
O
Main system clock output terminal (10 MHz)
14
VSS
-
Ground terminal
15
XIN
I
Main system clock input terminal (10 MHz)
16
VCC
-
Power supply terminal (+3.3V)
17
NMI
I
Non-maskable interrupt input terminal Not used
18
RDS INT
I
Interrupt status input from the RDS decoder on the tuner unit
19
CD SCOR
I
Sub-code sync (S0+S1) detection signal input from the CD DSP
20
AC CUT
I
AC detection signal input terminal "L": AC off
21
ST CLK
O
PLL serial data transfer clock signal output to the tuner unit
22
ST DATA IN
I
PLL serial data input from the tuner unit
23
ST DATA OUT
O
PLL serial data output to the tuner unit
24
ST CE
O
PLL serial chip enable signal output to the tuner unit
25
TUNED IN
I
Tuning detection signal input from the tuner unit
26
RDS DATA
I
Serial data input from the RDS decoder on the tuner unit
27
TC TRG
O
Trigger plunger on/off control signal output "H": plunger on
28
TC CAPM CNT1
O
TC capstan motor drive signal output terminal
29
IIC CLK
I/O
IIC data reading clock signal input or transfer clock signal output terminal Not used
30
IIC DATA
I/O
IIC two-way data bus terminal Not used
31
DAB-DO
O
Serial data output to the DAB tuner module
32
DAB-DI
I
Serial data input from the DAB tuner module
33
TC PB/REC SW
O
Playback/record selection signal output "L": playback, "H": record
34
TC LINE MUTE
O
Line muting on/off selection signal output to the REC/PB AMP
35
LCD DATA
O
Serial data output to the LCD
36
LCD-CLK
O
Serial data transfer clock signal output to the LCD
37
CD CLK
I
CD serial data transfer clock signal input from the CD DSP
38
TC REC MUTE
O
Recording muting on/off control signal output terminal
39
ALC
O
Automatic limiter control signal output terminal
40
S-MASTER INIT
O
Initialize signal output to the stream processor
41
S-MASTER
NSP MUTE
O
NSP muting on/off signal output to the stream processor
42
S-MASTER LATCH
O
Serial data latch pulse signal output to the stream processor
43
S-MASTER SHIFT
O
Shift clock signal output to the stream processor
Summary of Contents for HCD-CPZ1DAB
Page 82: ...82 HCD CPZ1DAB MEMO ...