Silicon Laboratories Si446 Series, Manual

Page: 32 / 112

A N 6 2 5
32 Rev. 0.1

TX_FIFO_ALMOST_EMPTY - If set, TX fifo is below watermark

RX_FIFO_ALMOST_FULL - If set, RX fifo is above watermark

INVALID_SYNC_PEND - If set, INVALID_SYNC interrupt is pending.

RSSI_JUMP_PEND - If set, RSSI_JUMP interrupt is pending.

RSSI_PEND - If set, RSSI interrupt is pending.

INVALID_PREAMBLE_PEND - If set, INVALID_PREAMBLE interrupt is pending.

PREAMBLE_DETECT_PEND - If set, PREAMBLE_DETECT interrupt is pending.

SYNC_DETECT_PEND - If set, SYNC_DETECT interrupt is pending.

INVALID_SYNC - If set, invalid sync has been detected

RSSI_JUMP - If set, RSSI jump above MODEM_RSSI_JUMP_THRESH has occured

RSSI - If set, RSSI is below above MODEM_RSSI_THRESH

INVALID_PREAMBLE - If set, invalid preamble has been detected

PREAMBLE_DETECT - If set, preamble has been detected

SYNC_DETECT - If set, sync has been detected

FIFO_UNDERFLOW_OVERFLOW_ERROR_PEND - If set, FIFO_UNDERFLOW_OVERFLOW_ERROR interrupt is
pending.

STATE_CHANGE_PEND - If set, STATE_CHANGE interrupt is pending.

CMD_ERROR_PEND - If set, CMD_ERROR interrupt is pending.

CHIP_READY_PEND - If set, CHIP_READY interrupt is pending.

LOW_BATT_PEND - If set, LOW_BATT interrupt is pending.

WUT_PEND - If set, WUT interrupt is pending.

FIFO_UNDERFLOW_OVERFLOW_ERROR - If set, fifo underflow or overflow occured

STATE_CHANGE - If set, a state change has occured

CMD_ERROR - If set, command error has occured

CHIP_READY - If set, chip is ready to accept commands

LOW_BATT - If set, low battery has been detected

WUT - If set, wakeup timer has expired